Impact of crystalline phase of Ni-FUSI gate electrode on bias temperature instability and gate dielectric breakdown of HfSiON MOSFETs

被引:2
|
作者
Terai, Masayuki [1 ]
Onizawa, Takashi [1 ]
Kotsuji, Setsu [1 ]
Ikarashi, Nobuyuki [1 ]
Toda, Akio [1 ]
Fujieda, Shinji [1 ]
Watanabe, Hirohito [1 ]
机构
[1] NED Corp, Devices Rs Labs, Kanagawa 2291198, Japan
关键词
mechanical strain; metal/high-k gate stack; negative bias temperature instability (NBTI); phase-controlled Ni-full-silicide; (PC-Ni-FUSI); positive bias temperature instability (PBTI); time dependent dielectric breakdown (TDDB) reliability;
D O I
10.1109/TED.2006.890266
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigated the influences of gate metals (n(+)/P+ poly-Si, Ni silicide (NiSi), Ni3Si) on the time dependent dielectric breakdown (TDDB) reliability and negative/positive bias temperature instability (NBTI/PBTI) of phase-controlled Ni-full-silicide (Ni-FUSI)/HfSiON/SiO2 FETs. The TDDB reliability of NiSi-electrode n-FETs was comparable to that of n(+)-poly-Si-electrode n-FETs. However, further Ni enriching of the electrode to Ni3Si degraded the reliability. A degradation of the base SiO2 layer seems to have been responsible for this. A higher compressive strain was observed for the Ni3Si sample, which may have caused the degradation of the bottom SiO2. In contrast, the TDDB reliability of p-FETs improved much by using Ni3Si. We attribute this improvement to the lower cathode energy and/or the absence of boron in the gate electrode. The PBTI of the n-FETs was negligible and was not degraded by Ni enrichment of the gate electrode and additional annealing, suggesting that HfSiON was stable against the Ni-FUSI process. The threshold voltage (V-T) shift in NBTI of p-FETs did not depend much on the gate materials. The major component of the V-T shift in NBTI, however, was changed by Ni enriching from the generation of interface traps to the trapping of holes by the HfSiON bulk.
引用
收藏
页码:483 / 491
页数:9
相关论文
共 50 条
  • [1] PVD-HfSiON gate dielectrics with Ni-FUSI electrode for 65nm LSTP application
    Yamamoto, K
    Kubicek, S
    Rothschild, A
    Mitsuhashi, R
    Deweerd, W
    Veloso, A
    Jurczak, A
    Biesemans, S
    De Gendt, S
    Wickramanayaka, S
    Hayashi, S
    Niwa, A
    MICROELECTRONIC ENGINEERING, 2005, 80 : 198 - 201
  • [2] Impact of crystalline phase of Ni-full-silicide gate electrode on TDDB reliability of HfSiON gate stacks
    Onizawa, Takashi
    Terai, Masayuki
    Toda, Akio
    Oshida, Makiko
    Ikarashi, Nobuyuki
    Hase, Takashi
    Fujieda, Shinji
    Watanabe, Hirohito
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 195 - +
  • [3] TiN Metal Gate Electrode Thickness Effect on BTI and Dielectric Breakdown in HfSiON-Based MOSFETs
    Chen, Chien-Liang
    King, Ya-Chin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3736 - 3742
  • [4] Impact of Hf content on positive bias temperature instability reliability of HfSiON gate dielectrics
    Chen, H. W.
    Liu, C. H.
    MICROELECTRONICS RELIABILITY, 2010, 50 (05) : 614 - 617
  • [5] Impact of polarity of gate bias and Hf concentration on breakdown of HfSiON/SiO2 gate dielectrics
    Sato, Motoyuki
    Hirano, Izumi
    Aoyama, Tomonori
    Sekine, Katsuyuki
    Kobayashi, Takuya
    Yamaguchi, Takeshi
    Eguchi, Kazuhiro
    Tsunashima, Yoshitaka
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2445 - 2451
  • [6] A review of new characterization methodologies of gate dielectric breakdown and negative bias temperature instability
    Alam, M. A.
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 25 - 32
  • [7] Bipolar charge trapping induced anomalous negative bias-temperature instability in HfSiON gate dielectric pMOSFETs
    Tang, Chun-Jung
    Ma, Huan-Chi
    Wang, Tahui
    Chan, Chien-Tai
    Chang, Chih-Sheng
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (04) : 518 - 523
  • [8] Influence of charge traps within HfSiON bulk on positive and negative bias temperature instability of HfSiON gate stacks
    Fujieda, S. (s-fujieda@bu.jp.nec.com), 1600, Japan Society of Applied Physics (44):
  • [9] Influence of charge traps within HfSiON bulk on positive and negative bias temperature instability of HfSiON gate stacks
    Fujieda, S
    Kotsuji, S
    Morioka, A
    Terai, M
    Saitoh, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2385 - 2389
  • [10] Postdeposition-anneal effect on negative bias temperature instability in HfSiON gate stacks
    Aoulaiche, Marc
    Houssa, Michel
    Conard, Thierry
    De Gendt, Stefan
    Groeseneken, Guido
    Maes, Herman E.
    Heyns, Marc M.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (01) : 146 - 151