A 0.5-V low power analog front-end for heart-rate detector

被引：13

作者：

Suda, Naveen ^{[1
,2
,3
]}

Nishanth, P. V. ^{[1
]}

Basak, Debajit ^{[1
,4
]}

Sharma, Durshee ^{[1
]}

Paily, Roy P. ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect & Elect Engn, Gauhati 781039, Assam, India

[2] Tejas Networks India Pvt Ltd, Bangalore, Karnataka, India

[3] IBM India, Bangalore, Karnataka, India

[4] Indian Inst Technol Guwahati, VLSI Design Lab, Gauhati, Assam, India

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2014年 / 81卷 / 02期

关键词：

Low power; 0.5 V operation; Second order sigma delta modulator; Switched opamp; Switched capacitor filter; SIGMA-DELTA MODULATOR; SWITCHED-OPAMP; CIRCUITS; FILTER;

D O I：

10.1007/s10470-014-0402-1

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a low power analog front-end for heart-rate detector at a supply voltage of 0.5 V in 0.18 mu m CMOS technology. A fully differential preamplifier is designed with a low power consumption of 300 nW. A 150 nW fourth order Switched-opamp switched capacitor bandpass filter is designed with passband 8-32 Hz. To digitize the analog signal, a low power second-order I I" pound ADC is designed. The dynamic range and SNR of the converter are 46 dB and 54 dB respectively and it consumes a power of 125 nW. The overall front-end system including preamplifier, SO-SC bandpass filter, I I" pound modulator and the biasing circuits are integrated and the total system consumes a power of 0.975 mu W from 0.5 V supply.

引用

页码：417 / 430

页数：14

共 32 条

[1] A high-resolution low-power oversampling ADC with extended-range for bio-sensor Arrays
Agah, Ali
Vleugels, Katelijn
Griffin, Peter B.
Rodaghi, Mostafa
Plummer, James D.
Wooley, Bruce A.
[J]. 2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 244 - 245
[2] Allen P., 2002, CMOS ANALOG CRCUIT D, VOxford University Press.
[3] A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing
Baschirotto, A
Castello, R
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) : 1979 - 1986
[4] CANDY JC, 1992, OVERSAMPLING METHODS
[5] Chang CL, 2013, IEEE INT SYMP CIRC S, P813, DOI 10.1109/ISCAS.2013.6571971
[6] Chang HH, 2002, 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, P1, DOI 10.1109/APASIC.2002.1031517
[7] 0.5-V analog circuit techniques and their application in OTA and filter design
Chatterjee, S
Tsividis, Y
Kinget, P
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) : 2373 - 2387
[8] Chatterjee S., 2007, ANALOG CIRCUIT DESIG
[9] Cheung VSL, 2003, ISSCC DIG TECH PAP I, V46, P408
[10] A 1-V 10.7-MHz switched-opamp, bandpass ΣΔ modulator using double-sampling finite-gain-compensation technique
Cheung, VSL
Luong, HC
Ki, WH
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (10) : 1215 - 1225

← 1 2 3 4 →