A high performance 0.13μm SOICMOS technology with Cu interconnects and low-k BEOL dielectric

被引：29

作者：

Smeys, P ^{[1
]}

McGahay, V ^{[1
]}

Yang, I ^{[1
]}

Adkisson, J ^{[1
]}

Beyer, K ^{[1
]}

Bula, O ^{[1
]}

Chen, Z ^{[1
]}

Chu, B ^{[1
]}

Culp, J ^{[1
]}

Das, S ^{[1
]}

Eckert, A ^{[1
]}

Hadel, L ^{[1
]}

Hargrove, M ^{[1
]}

Herman, J ^{[1
]}

Lin, L ^{[1
]}

Mann, R ^{[1
]}

Maciejewski, E ^{[1
]}

Narasimha, S ^{[1
]}

O'Neill, P ^{[1
]}

Rauch, S ^{[1
]}

Ryan, D ^{[1
]}

Toomey, J ^{[1
]}

Tsou, L ^{[1
]}

Varekamp, P ^{[1
]}

Wachnik, R ^{[1
]}

Wagner, T ^{[1
]}

Wu, S ^{[1
]}

Yu, C ^{[1
]}

Agnello, P ^{[1
]}

Connolly, J ^{[1
]}

Crowder, S ^{[1
]}

Davis, C ^{[1
]}

Ferguson, R ^{[1
]}

Sekiguchi, A ^{[1
]}

Su, L ^{[1
]}

Goldblatt, R ^{[1
]}

Chen, TC ^{[1
]}

机构：

[1] IBM Corp, Semicond Res & Dev Ctr, Hopewell Junction, NY 12533 USA

来源：

2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2000年

关键词：

D O I：

10.1109/VLSIT.2000.852818

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：184 / 185

页数：2

共 50 条

[41] Electrical conduction and TDDB reliability characterization for low-k SiCO dielectric in Cu interconnects
Wang, Robin C. J.
Chang-Liao, K. S.
Wang, T. K.
Chang, M. N.
Wang, C. S.
Lin, C. H.
Lee, C. C.
Chiu, C. C.
Wu, Kenneth
THIN SOLID FILMS, 2008, 517 (03) : 1230 - 1233
[42] Dielectric integrity test for flip-chip devices with Cu/low-k interconnects
Odegard, C
Chiu, TC
Hartfield, C
Sundararaman, V
55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1163 - 1171
[43] Effect of via separation and low-k dielectric materials on the thermal characteristics of Cu interconnects
Chiang, TY
Banerjee, K
Saraswat, KC
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 261 - 264
[44] Technology reliability qualification of a 65nm CMOS Cu/Low-k BEOL interconnect
Chen, F.
Li, B.
Lee, T.
Christiansen, C.
Gill, J.
Angyal, M.
Shinosky, M.
Burke, C.
Hasting, W.
Austin, R.
Sullivan, T.
Badami, D.
Aitken, J.
IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 97 - +
[45] Current and future low-k dielectrics for Cu interconnects
Kikkawa, T
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 253 - 256
[46] TDDB reliability assessments of 0. 13 μm Cu/low-k interconnects fabricated with PECVD low-k materials
Hwang, N
Micaller-Silvestre, MCA
Tsang, CF
Su, JYJ
Kuo, CC
Trigg, AD
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 338 - 342
[47] Advanced Patterning Approaches for Cu/Low-k interconnects
Tsai, C. H.
Lee, C. J.
Huang, C. H.
Wu, Jay
Tien, H. W.
Yao, H. C.
Wang, Y. C.
Shue, S. L.
Cao, M.
2017 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2017,
[48] Integration of low-k dielectric materials into sub-0.25-mu m interconnects
List, RS
Singh, A
Ralston, A
Dixit, G
MRS BULLETIN, 1997, 22 (10) : 61 - 69
[49] Co capping layers for Cu/low-k interconnects
Yang, C. -C.
Flaitz, P.
Li, B.
Chen, F.
Christiansen, C.
Lee, S. -Y.
Ma, P.
Edelstein, D.
MICROELECTRONIC ENGINEERING, 2012, 92 : 79 - 82
[50] Packaging effects on reliability of Cu/Low-k interconnects
Wang, GT
Merrill, C
Zhao, JH
Groothuis, SK
Ho, PS
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2003, 3 (04) : 119 - 128

← 1 2 3 4 5 →