A high performance 0.13μm SOICMOS technology with Cu interconnects and low-k BEOL dielectric

被引:29
|
作者
Smeys, P [1 ]
McGahay, V [1 ]
Yang, I [1 ]
Adkisson, J [1 ]
Beyer, K [1 ]
Bula, O [1 ]
Chen, Z [1 ]
Chu, B [1 ]
Culp, J [1 ]
Das, S [1 ]
Eckert, A [1 ]
Hadel, L [1 ]
Hargrove, M [1 ]
Herman, J [1 ]
Lin, L [1 ]
Mann, R [1 ]
Maciejewski, E [1 ]
Narasimha, S [1 ]
O'Neill, P [1 ]
Rauch, S [1 ]
Ryan, D [1 ]
Toomey, J [1 ]
Tsou, L [1 ]
Varekamp, P [1 ]
Wachnik, R [1 ]
Wagner, T [1 ]
Wu, S [1 ]
Yu, C [1 ]
Agnello, P [1 ]
Connolly, J [1 ]
Crowder, S [1 ]
Davis, C [1 ]
Ferguson, R [1 ]
Sekiguchi, A [1 ]
Su, L [1 ]
Goldblatt, R [1 ]
Chen, TC [1 ]
机构
[1] IBM Corp, Semicond Res & Dev Ctr, Hopewell Junction, NY 12533 USA
关键词
D O I
10.1109/VLSIT.2000.852818
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:184 / 185
页数:2
相关论文
共 50 条
  • [1] A high performance 0.13 μm copper BEOL technology with low-k dielectric
    Goldblatt, RD
    Agarwala, B
    Anand, MB
    Barth, EP
    Biery, GA
    Chen, ZG
    Cohen, S
    Connolly, JB
    Cowley, A
    Dalton, T
    Das, SK
    Davis, CR
    Deutsch, A
    De Wan, C
    Edelstein, DC
    Emmi, PA
    Faltermeier, CG
    Fitzsimmons, JA
    Hedrick, J
    Heidenreich, JE
    Hu, CK
    Hummel, JP
    Jones, P
    Kaltalioglu, E
    Kastenmeier, BE
    Krishnan, M
    Landers, WF
    Liniger, E
    Liu, J
    Lustig, NE
    Malhotra, S
    Manger, DK
    McGahay, V
    Mih, R
    Nye, HA
    Purushothaman, S
    Rathore, HA
    Seo, SC
    Shaw, TM
    Simon, AH
    Spooner, TA
    Stetter, M
    Wachnik, RA
    Ryan, JG
    PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 261 - 263
  • [2] Mechanical stability of Cu/low-k BEOL Interconnects
    Gonzalez, Mario
    Vanstreels, Kris
    Cherman, Vladimir
    Croes, Kristof
    Kljucar, Luka
    De Wolf, Ingrid
    Tokei, Zsolt
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [3] Highly stable partial body tied SOICMOS technology with Cu interconnect and low-K dielectric for high performance microprocessor
    Kim, YW
    Oh, CB
    Kang, HS
    Oh, MH
    Yoo, SH
    Chung, MK
    Kim, BS
    Suh, KP
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 119 - 120
  • [4] A 0.13 μm CMOS technology with 193 nm lithography and Cu/low-k for high performance applications
    Young, KK
    Wu, SY
    Wu, CC
    Wang, CH
    Lin, CT
    Cheng, JY
    Chiang, M
    Chen, SH
    Lo, TC
    Chen, YS
    Chen, JH
    Chen, LJ
    Hou, SY
    Liaw, JJ
    Chang, TE
    Hou, CS
    Shih, J
    Jeng, SM
    Hsieh, HC
    Ku, Y
    Yen, T
    Tao, H
    Chao, LC
    Shue, S
    Jang, SM
    Ong, TC
    Yu, CH
    Liang, MS
    Diaz, CH
    Sun, JYC
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 563 - 566
  • [5] A 0.13μm CMOS platform with Cu low-k interconnects for system on chip applications
    Schiml, T
    Biesemans, S
    Brase, G
    Burrell, L
    Cowley, A
    Chen, KC
    Von Ehrenwall, A
    Von Ehrenwall, B
    Felsner, P
    Gill, J
    Grellner, F
    Guarin, F
    Han, LK
    Hoinkis, M
    Hsiung, E
    Kaltalioglu, E
    Kim, P
    Knoblinger, G
    Kulkarni, S
    Leslie, A
    Mono, T
    Schafbauer, T
    Schroeder, U
    Schruefer, K
    Spooner, T
    Warner, D
    Wang, C
    Wong, R
    Demm, E
    Leung, P
    Stetter, M
    Wann, C
    Chen, JK
    Crabbé, E
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 101 - 102
  • [6] Engineering the Extendibility of Cu/Low-k BEOL Technology
    Edelstein, Daniel C.
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [7] Ultra low-k dielectric materials for high performance interconnects.
    Hedrick, JC
    Tyberg, CS
    Huang, E
    Sankarapandian, M
    Ryan, JG
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2002, 223 : D43 - D43
  • [8] Process and structure designs for high performance Cu low-k interconnects
    Hayashi, Y
    Kawahara, J
    Shiba, K
    Tagami, M
    Saito, S
    Onodera, T
    Kinoshita, K
    Hiroi, M
    NEC RESEARCH & DEVELOPMENT, 2001, 42 (01): : 51 - 58
  • [9] Process and structure designs for high performance Cu low-k interconnects
    Hayashi, Y.
    Kawahara, J.
    Shiba, K.
    Tagami, M.
    Saito, S.
    Onodera, T.
    Kinoshita, K.
    Hiroi, M.
    NEC Research and Development, 2001, 42 (01): : 51 - 58
  • [10] Integration of a low-k α-SiOC:H dielectric with Cu interconnects
    Ahn, JH
    Lee, KT
    Oh, BJ
    Lee, YJ
    Liu, SH
    Jung, MK
    Kim, YW
    Suh, KP
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (04) : 422 - 426