Monolithic 3-D Integration

被引:47
作者
Bishop, Mindy D. [1 ]
Wong, H-S. Philip [2 ,3 ]
Mitra, Subhasish [4 ,5 ,6 ,7 ]
Shulaker, Max M. [8 ,9 ]
机构
[1] MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA
[2] Stanford Univ, Sch Engn, Stanford, CA 94305 USA
[3] Stanford Univ, Elect Engn, Stanford, CA 94305 USA
[4] Stanford Univ, Elect Engn & Comp Sci, Stanford, CA 94305 USA
[5] Stanford Univ, Stanford Robust Syst Grp, Stanford, CA 94305 USA
[6] Stanford Univ, Computat Focus Area, Stanford SystemX Alliance, Stanford, CA 94305 USA
[7] Stanford Univ, Inst Neurosci, Stanford, CA 94305 USA
[8] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
[9] MIT, NOVELS Novel Elect Syst Grp, 77 Massachusetts Ave, Cambridge, MA 02139 USA
基金
美国国家科学基金会;
关键词
THERMAL-PROPERTIES; DESIGN;
D O I
10.1109/MM.2019.2942982
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The demands of future applications in computing (from self-driving cars to bioinformatics) overwhelm the projected capabilities of current electronic systems. The need to process unprecedented amounts of loosely structured data is driving the push for ultradense and fine-grained integration of traditionally off-chip components (e.g., sensors, memories) with energy-efficient computation units-all within a single chip. Monolithic 3-D integration is a leading approach for building such future systems, as it naturally enables ultradense connectivity between various heterogeneous technologies inside a single chip. This article discusses exciting recent progress toward realizing monolithic 3-D systems and elucidates key benefits that these new systems offer. Monolithic 3-D integration promises to enable the next wave of gains in performance (both energy and speed) for coming generations of applications as well as provides the means for developing rich additional functionalities such as sensing-immersed-in-computation that lie beyond the scope of traditional computing today.
引用
收藏
页码:16 / 27
页数:12
相关论文
共 55 条
[1]   The N3XT Approach to Energy-Efficient Abundant-Data Computing [J].
Aly, Mohamed M. Sabry ;
Wu, Tony F. ;
Bartolo, Andrew ;
Malviya, Yash H. ;
Hwang, William ;
Hills, Gage ;
Markov, Igor ;
Wootters, Mary ;
Shulaker, Max M. ;
Wong, H-S Philip ;
Mitra, Subhasish .
PROCEEDINGS OF THE IEEE, 2019, 107 (01) :19-48
[2]  
Aly MMS, 2015, COMPUTER, V48, P24, DOI 10.1109/MC.2015.376
[3]  
Amer AG, 2019, ISSCC DIG TECH PAP I, V62, P470, DOI 10.1109/ISSCC.2019.8662377
[4]  
Andrieu F, 2018, 2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), P141, DOI 10.1109/ICICDT.2018.8399776
[5]  
[Anonymous], 2019, CMOS TECHNOLOGIES NE
[6]  
[Anonymous], 2018, P IRPS
[7]  
Batude P., 2015, 2015 Symposium on VLSI Technology, pT48, DOI 10.1109/VLSIT.2015.7223698
[8]  
Bobba S., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P336, DOI 10.1109/ASPDAC.2011.5722210
[9]  
Bohr M., 2007, IEEE Solid-State Circuits Soc. Newsl, V12, P11, DOI [DOI 10.1109/N-SSC.2007.4785534, DOI 10.1109/NSSC.2007.4785534, 10.1109/N-SSC.2007.4785534]
[10]  
Chen C, 2012, DES AUT TEST EUROPE, P1361