Body-contacted SOI MOSFET structure and its application to DRAM

被引:9
作者
Koh, YH [1 ]
Oh, MR [1 ]
Lee, JW [1 ]
Yang, JW [1 ]
Lee, WC [1 ]
Kim, HK [1 ]
机构
[1] Hyundai Elect Ind Co Ltd, Semicond Res Div, Kyoungki Do 467701, South Korea
关键词
D O I
10.1109/16.669531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A body-contacted (BC) SOI MOSFET structure without the floating-body effect is proposed and successfully demonstrated, The key idea of the proposed structure is that the field oxide does not consume the silicon film on buried oxide completely, so that the well contact can suppress the body potential increase in SOI MOSFET through the remaining silicon film between the field oxide and buried oxide. The junction capacitance of the proposed structure which ensures high-speed operation can also maintain that of conventional thin-film SOI MOSFET at about 0.5 V, The measured device characteristics show the suppressed Boating-body effect as expected, A 64Mb SOI DRAM chip with the proposed BC-SOI structure has been also fabricated successfully. As compared with bulk MOSFET's, the proposed SOI MOSFET's have a unique degradation-rate coefficient that increases with increasing stress voltage and hale better ESD susceptibility. In addition, it should be noted that the proposed SOI MOSFET's have fully bulb CMOS compatible layout and process.
引用
收藏
页码:1063 / 1070
页数:8
相关论文
共 14 条
[1]  
CHAN MS, 1995, IEEE ELECTR DEVICE L, V16, P11
[2]  
CHEN W, 1996, S VLSI TECH, P92
[3]   ANALYSIS AND CONTROL OF FLOATING-BODY BIPOLAR EFFECTS IN FULLY DEPLETED SUBMICROMETER SOI MOSFETS [J].
CHOI, JY ;
FOSSUM, JG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (06) :1384-1391
[4]   ESD - A PERVASIVE RELIABILITY CONCERN FOR IC TECHNOLOGIES [J].
DUVVURY, C ;
AMERASEKERA, A .
PROCEEDINGS OF THE IEEE, 1993, 81 (05) :690-702
[5]   CONSISTENT MODEL FOR THE HOT-CARRIER DEGRADATION IN N-CHANNEL AND P-CHANNEL MOSFETS [J].
HEREMANS, P ;
BELLENS, R ;
GROESENEKEN, G ;
MAES, HE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) :2194-2209
[6]   CAD-COMPATIBLE HIGH-SPEED CMOS/SIMOX GATE ARRAY USING FIELD-SHIELD ISOLATION [J].
IWAMATSU, T ;
YAMAGUCHI, Y ;
INOUE, Y ;
NISHIMURA, T ;
TSUBOUCHI, N .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) :1934-1939
[7]   Body-contacted SOI MOSFET structure with fully bulk CMOS compatible layout and process [J].
Koh, YH ;
Choi, JH ;
Nam, MH ;
Yang, JW .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (03) :102-104
[8]  
MORISHITA F, 1995, VLSI TECH S, P141
[9]   A PHYSICAL CHARGE-BASED MODEL FOR NON-FULLY DEPLETED SOI MOSFETS AND ITS USE IN ASSESSING FLOATING-BODY EFFECTS IN SOI CMOS CIRCUITS [J].
SUH, D ;
FOSSUM, JG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) :728-737
[10]   PARAMETER CORRELATION AND MODELING OF THE POWER-LAW RELATIONSHIP IN MOSFET HOT-CARRIER DEGRADATION [J].
SUN, SW ;
ORLOWSKI, M ;
FU, KY .
IEEE ELECTRON DEVICE LETTERS, 1990, 11 (07) :297-299