PaDReH -: A framework for the design and implementation of dynamically and partially reconfigurable systems

被引:9
|
作者
Carvalho, E [1 ]
Calazans, N [1 ]
Briäo, E [1 ]
Moraes, F [1 ]
机构
[1] Pontificia Univ Catol Rio Grande Sul, FACIN, BR-90619900 Porto Alegre, RS, Brazil
来源
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2004年
关键词
dynamically and partially reconfigurable systems; reconfiguration control; partial bitstream generation; run-time reconfiguration;
D O I
10.1145/1016568.1016580
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamically and Partially Reconfigurable Systems (DRSs) are those where any portion of the hardware behavior can be altered at application execution time. These systems have the potential to provide hardware with flexibility similar to that of software, while leading to better performance and smaller system size. However, the widespread acceptance of DRSs depends on adequate support to design and implement them. This work proposes a framework for DRS design and implementation named PADReH. The approach is compared to other propositions available in the literature. The first steps of the framework implementation are described, involving methods and tools to control the hardware reconfiguration process and the generation of partial bitstreams. The main contribution of the work is to provide means to systematically reduce the lack of support currently hampering the adoption of DRSs as a mainstream technology.
引用
收藏
页码:10 / 15
页数:6
相关论文
共 50 条
  • [21] Memory-aware Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems
    Ding, Bo
    Huang, Jinglei
    Xu, Qi
    Wang, Junpeng
    Chen, Song
    Kang, Yi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (01)
  • [22] Scheduling and Resource Planner Based on Multicriteria Method for Partially Dynamically Reconfigurable Systems
    Nunez, A.
    Dondo, J.
    Beron, M.
    Sosa, C.
    Murdocca, M.
    IEEE LATIN AMERICA TRANSACTIONS, 2020, 18 (02) : 414 - 421
  • [23] Scheduling and Resource Planner Based on Multicriteria Method for Partially Dynamically Reconfigurable Systems
    Nunez Manquez A.
    Dondo Gazzano J.
    Beron M.M.
    Sosa Paez C.
    Murdocca R.M.
    IEEE Latin America Transactions, 2019, 18 (02) : 414 - 421
  • [24] Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture
    Becker, J
    Pionteck, T
    Habermann, C
    Glesner, M
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 41 - 46
  • [25] Design and Implementation of a Coarse-grained Dynamically Reconfigurable Multimedia Accelerator
    Nguyen, Hung K.
    Tran, Xuan-Tu
    ACM TRANSACTIONS ON PARALLEL COMPUTING, 2022, 9 (03)
  • [26] A design framework for FPGA-based dynamically reconfigurable digital controllers
    Paiz, Carlos
    Kettelhoit, Boris
    Porrmann, Mario
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3708 - 3711
  • [27] Dynamically reconfigurable implementation of control circuits
    Lau, N
    Sklyarov, V
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 137 - 148
  • [28] A design flow for architecture exploration and implementation of partially reconfigurable processors
    Karuri, Kingshuk
    Chattopadhyay, Anupam
    Chen, Xiaolin
    Kammler, David
    Hao, Ling
    Leupers, Rainer
    Meyr, Heinrich
    Ascheid, Gerd
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1281 - 1294
  • [29] Dreams: A Tool for the design of Dynamically Reconfigurable Embedded and Modular Systems
    Otero, Andres
    de la Torre, Eduardo
    Riesgo, Teresa
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [30] Model-integrated tools for the design of dynamically reconfigurable systems
    Bapty, T
    Neema, S
    Scott, J
    Sztipanovits, J
    Asaad, S
    VLSI DESIGN, 2000, 10 (03) : 281 - 306