Low-cost test of embedded RF/analog/mixed signal circuits in SOPs

被引:54
作者
Akbay, SS [1 ]
Halder, A [1 ]
Chatterjee, A [1 ]
Keezer, D [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
IEEE TRANSACTIONS ON ADVANCED PACKAGING | 2004年 / 27卷 / 02期
关键词
analog system testing; automatic test equipment (ATE); built-in testing (BIT); built-off testing (BOT); design for testability; digital system testing; manufacturing testing; self-testing; systems-on-packages (SOPs) testing;
D O I
10.1109/TADVP.2004.828819
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Increasing levels of integration and high speeds of operation have made the problem of testing complex systems-on-packages (SOPs) very difficult. Testing packages with multigigahertz RF and optical components is even more difficult as external tester costs tend to escalate rapidly beyond 3 GHz. The extent of the problem can be gauged by the fact that test cost is approaching almost 40% of the total manufacturing cost of these packages. To alleviate test costs, various solutions relying on built-off test (BOT) and built-in test (BIT) of embedded high-speed components of SOPs have been developed. These migrate some of the external tester functions to the tester load board (BOT) and to the package and the die encapsulated in the package (BIT) in an "intelligent" manner. This paper, provides a discussion of the emerging BOT and BIT schemes for embedded high-speed RF/analog/mixed-signal circuits in SOPs. The pros and con's of each scheme are discussed and preliminary available data on case studies are presented.
引用
收藏
页码:352 / 363
页数:12
相关论文
共 94 条
[71]  
Syed AR, 2003, INT TEST CONF P, P175, DOI 10.1109/TEST.2003.1270838
[72]   A BIST SCHEME FOR A SNR, GAIN TRACKING, AND FREQUENCY-RESPONSE TEST OF A SIGMA-DELTA ADC [J].
TONER, MF ;
ROBERTS, GW .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (01) :1-15
[73]  
Tripp M, 2003, INT TEST CONF P, P1014, DOI 10.1109/TEST.2003.1271089
[74]   Test economics in the 21st century [J].
Turino, J .
IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (03) :41-44
[75]   Specification-driven test generation for analog circuits [J].
Variyam, PN ;
Chatterjee, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (10) :1189-1201
[76]   Enhancing test effectiveness for analog circuits using synthesized measurements [J].
Variyam, PN ;
Chatterjee, A .
16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, :132-137
[77]   Prediction of analog performance parameters using fast transient testing [J].
Variyam, PN ;
Cherubal, S ;
Chatterjee, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (03) :349-361
[78]   Digital-compatible BIST for analog circuits using transient response sampling [J].
Variyam, PN ;
Chatterjee, A .
IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (03) :106-115
[79]  
VARIYAM PN, 1997, P INT C COMP AID DES, P382
[80]   DIAGNOSABILITY OF NON-LINEAR CIRCUITS AND SYSTEMS .1. THE DC CASE [J].
VISVANATHAN, V ;
SANGIOVANNIVINCENTELLI, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11) :1093-1102