Low-cost test of embedded RF/analog/mixed signal circuits in SOPs

被引:54
作者
Akbay, SS [1 ]
Halder, A [1 ]
Chatterjee, A [1 ]
Keezer, D [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
IEEE TRANSACTIONS ON ADVANCED PACKAGING | 2004年 / 27卷 / 02期
关键词
analog system testing; automatic test equipment (ATE); built-in testing (BIT); built-off testing (BOT); design for testability; digital system testing; manufacturing testing; self-testing; systems-on-packages (SOPs) testing;
D O I
10.1109/TADVP.2004.828819
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Increasing levels of integration and high speeds of operation have made the problem of testing complex systems-on-packages (SOPs) very difficult. Testing packages with multigigahertz RF and optical components is even more difficult as external tester costs tend to escalate rapidly beyond 3 GHz. The extent of the problem can be gauged by the fact that test cost is approaching almost 40% of the total manufacturing cost of these packages. To alleviate test costs, various solutions relying on built-off test (BOT) and built-in test (BIT) of embedded high-speed components of SOPs have been developed. These migrate some of the external tester functions to the tester load board (BOT) and to the package and the die encapsulated in the package (BIT) in an "intelligent" manner. This paper, provides a discussion of the emerging BOT and BIT schemes for embedded high-speed RF/analog/mixed-signal circuits in SOPs. The pros and con's of each scheme are discussed and preliminary available data on case studies are presented.
引用
收藏
页码:352 / 363
页数:12
相关论文
共 94 条
[51]   A statistical sampler for a new on-line analog test method [J].
Negreiros, M ;
Carro, L ;
Susin, AA .
PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, 2002, :79-83
[52]  
Newsom T, 2003, INT TEST CONF P, P1301
[53]   Fault macromodeling for analog/mixed-signal circuits [J].
Pan, CY ;
Cheng, KTT .
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :913-922
[54]  
Posse K, 2003, INT TEST CONF P, P503, DOI 10.1109/TEST.2003.1270876
[55]  
RAGHUNATHAN A, 2004, IN PRESS P VLSI TEST
[56]   DIAGNOSABILITY OF NON-LINEAR CIRCUITS AND SYSTEMS .2. DYNAMICAL-SYSTEMS [J].
SAEKS, R ;
SANGIOVANNIVINCENTELLI, A ;
VISVANATHAN, V .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11) :1103-1108
[57]   A UNIFIED DECOMPOSITION APPROACH FOR FAULT LOCATION IN LARGE ANALOG CIRCUITS [J].
SALAMA, AE ;
STARZYK, JA ;
BANDLER, JW .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1984, 31 (07) :609-622
[58]  
Schoettmer U, 2003, INT TEST CONF P, P1310
[59]  
SEBEKE C, 1995, EUR CONF DESIG AUTOM, P464
[60]   FAULT DIAGNOSIS FOR LINEAR-SYSTEMS VIA MULTIFREQUENCY MEASUREMENTS [J].
SEN, N ;
SAEKS, R .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (07) :457-465