Ultra low-power negative DC voltage generator based on a proposed level shifter and voltage reference

被引:1
作者
Rezaei, Neda [1 ]
Mirhassani, Mitra [1 ]
机构
[1] Univ Windsor, Elect & Comp Engn Dept, Windsor, ON N9B 3P4, Canada
来源
MICROELECTRONICS JOURNAL | 2021年 / 113卷
基金
加拿大自然科学与工程研究理事会;
关键词
Level shifter; Reference voltage; Power consumption; PPM/DEGREES-C; CMOS; SRAM; MV;
D O I
10.1016/j.mejo.2021.105087
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With advances in low power and battery-operated devices, concerns over power-efficient designs for system on-chip devices is growing. Since some subsystems require to have both positive and negative voltage rails, it is essential to ensure this requirement is satisfied without increasing the cost and power consumption. This paper presents a novel Negative Level Shifter used to generate negative voltage levels from the positive DC power supply line. Additionally, an improved CMOS Voltage Reference generator based on a Resistorless Beta Multiplier is also proposed. The two circuits were tested under various conditions, and results validate the low power operation of the proposed design. The proposed Negative Level Shifter required only 772 pW and has a delay equal to 4ns with a supply voltage of 0.3V. When assembled, both the reference voltage and the level shifter consume 8.5 nW with the supply voltage of 1V at room temperature.
引用
收藏
页数:10
相关论文
共 41 条
[11]   High performance single supply CMOS 0.45-1 V input to 1.1 V output level up shifter [J].
Garcia, Jose-Carlos ;
Montiel-Nelson, Juan A. ;
Nooshabadi, S. .
MICROELECTRONICS JOURNAL, 2017, 60 :82-86
[12]   Fully Integrated Startup at 70 mV of Boost Converters for Thermoelectric Energy Harvesting [J].
Goeppert, Jacob ;
Manoli, Yiannos .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (07) :1716-1726
[13]   High performance 9T adiabatic SRAM and novel stability characterization using pole zero placement [J].
Jadav, Sunil ;
Chandel, Rajeevan .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 98 (02) :347-355
[14]   A non-overlapped implantation MOSFET differential pair implementation of bidirectional weight update synapse for neuromorphic computing [J].
Jeng, E. S. ;
Chen, H. X. ;
Chiang, Y. L. ;
Chang, J. H. ;
Chen, J. Y. .
MICROELECTRONICS JOURNAL, 2019, 90 :306-314
[15]   A 5.6 ppm/°C Temperature Coefficient, 87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point [J].
Jiang, Jize ;
Shu, Wei ;
Chang, Joseph S. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (03) :623-633
[16]  
Jung S.OK., 2020, IEEE T CIRC SYST 2 E, P1433
[17]   Reconfigurable FET-Based SRAM and Its Single Event Upset Performance Analysis Using TCAD Simulations [J].
Justeena, A. Nisha ;
Srinivasan, R. .
MICROELECTRONICS JOURNAL, 2020, 101
[18]   Fully-Integrated Dickson Converters for Single Photon Avalanche Diode Arrays [J].
Kennedy, Simon ;
Morrison, Daniel ;
Delic, Dennis ;
Yuce, Mehmet Rasit ;
Redoute, Jean-Michel .
IEEE ACCESS, 2021, 9 :10523-10532
[19]   Low power, high-performance reversible logic enabled CNTFET SRAM cell with improved stability [J].
Kumar, Hemant ;
Srivastava, Subodh ;
Singh, Balwinder .
MATERIALS TODAY-PROCEEDINGS, 2021, 42 :1617-1623
[20]   An Energy Efficient Level Shifter Capable of Logic Conversion From Sub-15 mV to 1.2 V [J].
Late, Even ;
Ytterdal, Trond ;
Aunet, Snorre .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (11) :2687-2691