An Efficient Linearization Scheme for a Digital Polar EDGE Transmitter

被引:18
作者
Mehta, Jaimin [1 ]
Zoicas, Vasile [2 ]
Eliezer, Oren [1 ]
Staszewski, R. Bogdan [3 ]
Rezeq, Sameh
Entezari, Mitch [4 ]
Balsara, Poras [5 ]
机构
[1] Xtendwave Inc, Dallas, TX 75254 USA
[2] Texas Instruments Inc, F-06270 Nice, France
[3] Delft Univ Technol, NL-2628 Delft, Netherlands
[4] DRS Technol, Dallas, TX 75243 USA
[5] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA
关键词
All-digital transmitter; calibration; Digital RF Processor (DRP); EDGE; linearization; polar transmitter; power amplifier (PA); predistortion; system-on-chip (SoC); PREDISTORTION;
D O I
10.1109/TCSII.2010.2041811
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new linearization scheme is proposed, which compensates for nonlinear distortions experienced in the amplitude-modulation path of a digital polar EDGE transmitter integrated in a 65-nm CMOS transceiver system-on-chip (SoC) based on the Digital RF Processor (DRP) technology. The measured amplitude and phase distortions are stored in lookup tables and used for pre-distortion without requiring inversion computations, thus achieving significant complexity reduction. Adaptive linear interpolation along with adaptive resolution enhancement provides the desired performance across power levels. With the presented scheme, the transmitter's measured performance significantly exceeds the EDGE specifications with an error vector magnitude (EVM) of typically 3% and a close-in modulated spectrum of -64 dB at a 400-kHz offset from the carrier frequency.
引用
收藏
页码:193 / 197
页数:5
相关论文
共 12 条
[1]  
CAVERS JK, 1990, P 40 IEEE VEH TECHN, P41
[2]   Optimization of EDGE terminal power amplifiers using memoryless digital predistortion [J].
Ceylan, N ;
Mueller, JE ;
Weigel, R .
2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, :373-376
[3]  
Cruise P, 2005, IEEE RAD FREQ INTEGR, P21
[4]   I/Q mismatch compensation using adaptive decorrelation in a low-IF receiver in 90-nm CMOS process [J].
Elahi, I ;
Muhammad, K ;
Balsara, PT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (02) :395-404
[5]  
Kenington PB, 2001, IEEE MTT-S, P1517, DOI 10.1109/MWSYM.2001.967191
[6]   Look-up table techniques for adaptive digital predistortion: A development and comparison [J].
Muhonen, KJ ;
Kavehrad, M ;
Krishnamoorthy, R .
IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2000, 49 (05) :1995-2002
[7]   EDGE transmitter with commercial GSM power amplifier using polar modulation with memory predistortion [J].
Seegerer, G ;
Ulbricht, G .
2005 IEEE MTT-S International Microwave Symposium, Vols 1-4, 2005, :1553-1556
[8]  
Staszewski R. B., 2005, P IEEE SOL STAT CIRC, P316
[9]   Phase-domain all-digital phase-locked loop [J].
Staszewski, RB ;
Balsara, PT .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (03) :159-163
[10]   RF built-in self test of a wireless transmitter [J].
Staszewski, Robert Bogdan ;
Bashir, Imran ;
Eliezer, Oren .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) :186-190