Enhanced 32-bit carry lookahead adder using multiple output enable-disable CMOS differential logic

被引：6

作者：

Osorio, MCB ^{[1
]}

Sampaio, CA ^{[1
]}

Reis, AI ^{[1
]}

Ribas, RP ^{[1
]}

机构：

[1] UFRGS, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil

来源：

SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2004年

关键词：

digital circuits; adder; ECDL; CMOS;

D O I：

10.1145/1016568.1016619

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an enhanced 32-bit carry look-ahead (CLA) adder implemented using the multi-output enable/disable CMOS differential logic (MOECDL) style. The MOECDL structure proposed represents a promising technique for iterative networks and self-timed circuits. The recursive property of CLA algorithm has been efficiently exploited to demonstrate the advantages of multiple-output structures. The 32-bit MOECDL CLA circuit has been designed into a standard 0.5 mum CMOS technology. Comparison to the known DCVS style is presented through electrical simulation.

引用

页码：181 / 185

页数：5

共 14 条

[1] BRENT RP, 1983, IEE T COMPUTER, V31
[2] DESIGN PROCEDURES FOR DIFFERENTIAL CASCODE VOLTAGE SWITCH CIRCUITS
CHU, KM
PULFREY, DI
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) : 1082 - 1087
[3] SAMPLE-SET DIFFERENTIAL LOGIC (SSDL) FOR COMPLEX HIGH-SPEED VLSI
GROTJOHN, TA
HOEFFLINGER, B
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) : 367 - 369
[4] ULTRAFAST COMPACT 32-BIT CMOS ADDERS IN MULTIPLE-OUTPUT DOMINO LOGIC
HWANG, IS
FISHER, AL
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) : 358 - 369
[5] KOGGE PM, 1973, IEEE T COMPUTER AUG
[6] AN OUTPUT-FEEDBACK STATIC VAR CONTROLLER FOR THE DAMPING OF GENERATOR OSCILLATIONS
LEE, S
LIU, CC
[J]. ELECTRIC POWER SYSTEMS RESEARCH, 1994, 29 (01) : 9 - 16
[7] IMPLEMENTATION OF MICROPIPELINES IN ENABLE DISABLE CMOS DIFFERENTIAL LOGIC
LU, SL
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 338 - 341
[8] IMPLEMENTATION OF ITERATIVE NETWORKS WITH CMOS DIFFERENTIAL LOGIC
LU, SL
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (04) : 1013 - 1017
[9] Performance of CMOS differential circuits
Ng, P
Balsara, PT
Steiss, D
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (06) : 841 - 846
[10] A new asynchronous pipeline scheme: Application to the design of a self-timed ring divider
Renaudin, M
ElHassan, B
Guyot, A
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 1001 - 1013

← 1 2 →