A novel analytical model for the breakdown voltage of thin-film SOI power MOSFETs

被引:20
作者
Yang, WW
Cheng, XH
Yu, YH
Song, ZR
Shen, DS
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
[2] Univ Alabama, Dept Elect & Comp Engn, Huntsville, AL 35899 USA
基金
美国国家科学基金会;
关键词
SOI; RESURF; breakdown voltage; analytical model;
D O I
10.1016/j.sse.2004.07.004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel analytical model for the surface field distribution and breakdown voltage of thin-film silicon on insulator (Sol) power MOSFETs has been proposed. The analytical solutions for the surface potential and field distribution are derived on the basis of the two-dimensional Poisson equation. From these expressions, the dependence of breakdown voltage on the device parameters is carefully examined. The validity of this model is demonstrated by comparison with numerical simulations and experimental data. Compared with other analytical models, this approach is more suitable to explain the breakdown behavior. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:43 / 48
页数:6
相关论文
共 50 条
[41]   A novel deep gate power MOSFET in partial SOI technology for achieving high breakdown voltage and low lattice temperature [J].
Gavoshani, Amir ;
Orouji, Ali A. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (04) :1513-1519
[42]   Buried air gap structure for improving the breakdown voltage of SOI power MOSFET's [J].
Jeon, BC ;
Kim, DY ;
Lee, YS ;
Oh, JK ;
Han, MK ;
Choi, YI .
IPEMC 2000: THIRD INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, PROCEEDINGS, 2000, :1061-1063
[43]   Breakdown Voltage Prediction of SOI Lateral Power Device Using Deep Neural Network [J].
Chen, Jing ;
Guo, Yufeng ;
Lin, Yibo ;
Alawieh, Mohamed Baker ;
Zhang, Maolin ;
Zhang, Jun ;
Pan, David Z. .
2019 CROSS STRAIT QUAD-REGIONAL RADIO SCIENCE AND WIRELESS TECHNOLOGY CONFERENCE (CSQRWC), 2019,
[44]   An Analytical Subthreshold Model for Polysilicon Thin-Film Transistors by a Quasi-Two-Dimensional Solution [J].
Wu, Wei-Jing ;
Yao, Ruo-He ;
Yao, Ri-Hui ;
Yan, Bing-Hui .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (09) :3230-3235
[45]   An analytical model for the drain-source breakdown voltage of RF LDMOS power transistors with a Faraday shield [J].
张文敏 ;
张为 ;
付军 ;
王玉东 .
半导体学报, 2012, 33 (04) :32-37
[46]   An analytical model for the drain-source breakdown voltage of RF LDMOS power transistors with a Faraday shield [J].
Zhang Wenmin ;
Zhang Wei ;
Fu Jun ;
Wang Yudong .
JOURNAL OF SEMICONDUCTORS, 2012, 33 (04)
[47]   Thermal Resistance Characterization of SiGe-Based HBTs on Thick-Film and Thin-Film SOI [J].
Liao, Shu-Hui .
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON INTELLIGENT TECHNOLOGIES AND ENGINEERING SYSTEMS (ICITES2014), 2016, 345 :335-340
[48]   A novel partial SOI LDMOSFET with a trench and buried P layer for breakdown voltage improvement [J].
Orouji, Ali A. ;
Mahabadi, S. E. Jamali ;
Keshavarzi, P. .
SUPERLATTICES AND MICROSTRUCTURES, 2011, 50 (05) :449-460
[49]   An analytical surface potential and threshold voltage model of fully depleted strained-SOI MOSFETs in Nanoscale with high-k gate oxide [J].
Pradhan, Kumar Prasannajit ;
Mohapatra, Sushanta Kumar ;
Sahu, Prasanna Kumar .
2012 1ST INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2012,
[50]   A NEW STRUCTURE AND ITS ANALYTICAL BREAKDOWN MODEL OF HIGH VOLTAGE SOI DEVICE WITH STEP UNMOVABLE SURFACE CHARGES OF BURIED OXIDE LAYER [J].
Guo Yufeng (School of Optoelectronic Engineering .
Journal of Electronics(China), 2006, (03) :437-443