A novel analytical model for the breakdown voltage of thin-film SOI power MOSFETs

被引:20
作者
Yang, WW
Cheng, XH
Yu, YH
Song, ZR
Shen, DS
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
[2] Univ Alabama, Dept Elect & Comp Engn, Huntsville, AL 35899 USA
基金
美国国家科学基金会;
关键词
SOI; RESURF; breakdown voltage; analytical model;
D O I
10.1016/j.sse.2004.07.004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel analytical model for the surface field distribution and breakdown voltage of thin-film silicon on insulator (Sol) power MOSFETs has been proposed. The analytical solutions for the surface potential and field distribution are derived on the basis of the two-dimensional Poisson equation. From these expressions, the dependence of breakdown voltage on the device parameters is carefully examined. The validity of this model is demonstrated by comparison with numerical simulations and experimental data. Compared with other analytical models, this approach is more suitable to explain the breakdown behavior. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:43 / 48
页数:6
相关论文
共 20 条
[11]   Threshold voltage model for deep-submicron fully depleted SOI MOSFETs with back gate substrate induced surface potential effects [J].
Imam, MA ;
Osman, MA ;
Osman, AA .
MICROELECTRONICS RELIABILITY, 1999, 39 (04) :487-495
[12]   MODELING THE THRESHOLD VOLTAGE OF SHORT-CHANNEL SILICON-ON-INSULATOR MOSFETS [J].
IMAM, MA ;
OSMAN, MA ;
NINTUNZE, N .
ELECTRONICS LETTERS, 1993, 29 (05) :474-475
[13]   Analytical approach to breakdown voltages in thin-film SOI power MOSFETs [J].
Kim, IJ ;
Matsumoto, S ;
Sakai, T ;
Yachi, T .
SOLID-STATE ELECTRONICS, 1996, 39 (01) :95-100
[14]   Device characteristics of a 30-V-class thin-film SOI power MOSFET [J].
Matsumoto, S ;
Kim, IJ ;
Sakai, T ;
Fukumitsu, T ;
Yachi, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (05) :746-752
[15]   Radio-frequency performance of a state-of-the-art 0.5-μm-rule thin-film SOI power MOSFET [J].
Matsumoto, S ;
Hiraoka, Y ;
Sakai, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (06) :1251-1255
[16]  
NAKASHIMA S, 1996, IEEE T ELECTRON DEV, V33, P126
[17]   OPTIMIZATION OF RESURF LDMOS TRANSISTORS - AN ANALYTICAL APPROACH [J].
PARPIA, Z ;
SALAMA, CAT .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) :789-796
[18]  
POPESCU A, 2002, IEE P CIRCUITS DEV S, P273
[19]  
ROIG J, 2004, SOLID STATE ELECT, V48, P1007
[20]  
*TECHN MOD ASS, 1997, MEDICI