An FPGA-based real-time UAV SAR raw signal simulator

被引:3
作者
Li, Wei [1 ]
Zhang, Houxiang [1 ]
Hildre, Hans Petter [1 ]
Wang, Jun [2 ]
机构
[1] Alesund Univ Coll, Alesund, Norway
[2] Beihang Univ, Beijing 100191, Peoples R China
关键词
FPGA; SAR; UAV;
D O I
10.1587/elex.11.20140168
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Faced with the high computational complexity of UAV SAR raw signal simulators, a multi-FPGA system is developed. The system is based on a time-domain raw signal algorithm which can compute in real time and can be used for closed-loop simulation. In order to improve the efficiency of the SAR slant range computing, a modified non-restoring squire root algorithm for FPGA is designed. An improved method is presented to perform coherent accumulation of raw signal to decrease memory cost. The pipelined FFT and IFFT are used to compute the convolution in order to reduce delay. The SAR raw signal generation system is implemented and verified with real-time performance. It can simulate an imaging scene size of 640 * 640 point scatters with a PRF higher than 40 kHz.
引用
收藏
页数:13
相关论文
共 8 条
[1]  
Cumming I. G., 2005, ARTECH REM, V1, P108
[2]   The density advantage of configurable computing [J].
DeHon, A .
COMPUTER, 2000, 33 (04) :41-+
[3]  
He S., 2001, ISSSE, P257, DOI DOI 10.1109/ISSSE.1998.73807
[4]   Implementation of single precision floating point square root on FPGAs [J].
Li, YM ;
Chu, WM .
5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, :226-232
[5]   A time-domain raw signal simulator for interferometric SAR [J].
Mori, A ;
De Vita, F .
IEEE TRANSACTIONS ON GEOSCIENCE AND REMOTE SENSING, 2004, 42 (09) :1811-1817
[6]   Modular array structure for non-restoring square root circuit [J].
Samavi, S. ;
Sadrabadi, A. ;
Fanian, A. .
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (10) :957-966
[7]  
Sutikno T., 2011, Int. J. Comput. Theory Eng, V3, P46, DOI [10.7763/IJCTE.2011.V3.281, DOI 10.7763/IJCTE.2011.V3.281]
[8]  
Xujin Z., 2007, MODERN RADAR, V29, P9