The design of residue number system arithmetic units for a VLSI adaptive equalizer

被引：1
|
作者：
Lee, I [1 ]
Jenkins, WK [1 ]
机构：
[1] Univ Illinois, Dept Elect & Comp Engn, Coordinated Sci Lab, Urbana, IL 61801 USA
来源：
PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI | 1998年
关键词：
D O I：
10.1109/GLSV.1998.665222
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents the design details of an experimental ASIC for an all-digital adaptive equalizer. In this design, the LMS algorithm is chosen because of its simplicity. The adaptive equalizer design, which is based on an RNS architecture, consists of an RNS multiplier, an RNS adder, an RNS filter, a binary-to-residue converter, a residue-to-binary converter, and art update algorithm. The design is verified by a high level hardware simulation tool. The designs of all these units are discussed in this paper.
引用
收藏
页码：179 / 184
页数：6
相关论文
共 50 条
  • [41] VLSI costs of arithmetic parallelism: A residue reverse conversion perspective
    Bhardwaj, M
    Srikanthan, T
    Clarke, CT
    14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 176 - 184
  • [42] Residue Number System in the VLSI Architecture for Image Processing Algorithms-A Review
    Jothi, S. Arul
    SanthiyaKumari, N.
    Raja, M. Ram Kumar
    PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [43] Low Complexity Hardware Architectural Design for Adaptive Decision Feedback Equalizer using Distributed Arithmetic
    Prakash, Surya M.
    Shaik, Rafi Ahamed
    2012 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND INDUSTRIAL INFORMATICS (ICCSII), 2012,
  • [44] Design of Arithmetic Circuits for Complex Binary Number System
    Jamil, Tariq
    IAENG TRANSACTIONS ON ENGINEERING TECHNOLOGIES, VOL 6, 2011, 1373
  • [45] VLSI Implementation of An Adaptive Equalizer for ATSC Digital TV Receivers
    Wonyong Sung
    Youngho Ahn
    Eunjoo Hwang
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 40 : 301 - 310
  • [46] VLSI implemantation of an adaptive equalizer for ATSC digital TV receivers
    Sung, W
    Ahn, Y
    Hwang, E
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 12 - 17
  • [47] ARITHMETIC CODES IN RESIDUE NUMBER-SYSTEMS
    BARSI, F
    MAESTRINI, P
    DIGITAL PROCESSES, 1978, 4 (02): : 121 - 135
  • [48] Residue Number System Arithmetic Assisted Coded Frequency-Hopped OFDMA
    Zhu, Dalin
    Natarajan, Balasubramaniam
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2009,
  • [49] Contributions of Graham Jullien and William Miller to Residue Number System Arithmetic Technology
    Jenkins, W. Kenneth
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 157 - 160
  • [50] Fast residue arithmetic multipliers based on signed-digit number system
    Wei, SG
    Shimizu, K
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 263 - 266
12345