New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity

被引:69
作者
Mahesh, R. [1 ]
Vinod, A. P. [1 ]
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
关键词
Channelizer; common subexpression elimination; FIR filter; high level synthesis; reconfigurability; LOW-POWER; ELIMINATION; EFFICIENT; ALGORITHM;
D O I
10.1109/TCAD.2009.2035548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reconfigurability and low complexity are the two key requirements of finite impulse response (FIR) filters employed in multistandard wireless communication systems. In this paper, two new reconfigurable architectures of low complexity FIR filters are proposed, namely constant shifts method and programmable shifts method. The proposed FIR filter architecture is capable of operating for different wordlength filter coefficients without any overhead in the hardware circuitry. We show that dynamically reconfigurable filters can be efficiently implemented by using common subexpression elimination algorithms. The proposed architectures have been implemented and tested on Virtex 2v3000ff1152-4 field-programmable gate array and synthesized on 0.18 mu m complementary metal-oxide-semiconductor technology with a precision of 16 bits. Design examples show that the proposed architectures offer good area and power reductions and speed improvement compared to the best existing reconfigurable FIR filter implementations in the literature.
引用
收藏
页码:275 / 288
页数:14
相关论文
共 36 条
[11]   A new common subexpression elimination algorithm for realizing low-complexity higher order digital [J].
Mahesh, R. ;
Vinod, A. R. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (02) :217-229
[12]   A combined approach to high-level synthesis for dynamically reconfigurable systems [J].
Meribout, M ;
Motomura, M .
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) :1508-1522
[13]  
Mitola J., 2000, SOFTWARE RADIO ARCHI
[14]   Efficient datapath merging for partially reconfigurable architectures [J].
Moreano, N ;
Borin, E ;
de Souza, C ;
Araujo, G .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) :969-980
[15]   Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling [J].
Muhammad, K ;
Roy, K .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) :292-300
[16]  
Parhami Behrooz, 2000, COMPUTER ARITHMETIC, P131
[17]   Computation sharing programmable FIR filter for low-power and high-performance applications [J].
Park, J ;
Jeong, W ;
Mahmoodi-Meimand, H ;
Wang, YT ;
Choo, H ;
Roy, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (02) :348-357
[18]   A new algorithm for elimination of common subexpressions [J].
Pasko, R ;
Schaumont, P ;
Derudder, V ;
Vernalde, S ;
Duracková, D .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (01) :58-68
[19]  
PEIRO MM, 2002, IEEE T CIRCUITS-II, V49, P196
[20]   Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination [J].
Potkonjak, M ;
Srivastava, MB ;
Chandrakasan, AP .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (02) :151-165