A 1-kbit EEPROM in SIMOX technology for high-temperature applications up to 250 °C

被引:8
作者
Gogl, D [1 ]
Fiedler, HL [1 ]
Spitz, M [1 ]
Parmentier, B [1 ]
机构
[1] Fraunhofer Inst Microelect Circuits & Syst, D-47057 Duisburg, Germany
关键词
EEPROM; high temperature; high voltage; SIMOX; single-poly; SOI;
D O I
10.1109/4.871314
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 1-Kbit high-temperature EEPROM memory module has been developed in a 1.6-mu m thin-film SIMOX technology. The memory array is based on single-poly EEPROM cells, which are erased and programmed by Fowler-Nordheim tunneling, Operation at elevated temperatures is achieved by a special array design, suitable for elimination of cell-disturb problems caused by temperature-induced leakage currents of the select transistors. High-voltage switching is done without PMOS transistors in order to avoid leakage currents due to the backgate effect. The memory module is designed for 5-V-only operation and offers an access time of 260 ns at an operating temperature of 250 degrees C. At 250 degrees C, data retention of 3000 h and an endurance of 10 000 erase/program cycles has been achieved. The area of the 1-Kbit memory module is 0.89 x 2.71 mm(2).
引用
收藏
页码:1387 / 1395
页数:9
相关论文
共 15 条
[1]   A TEMPERATURE-TOLERANT AND PROCESS-TOLERANT 64K EEPROM [J].
BILL, CS ;
SUCIU, PI ;
BRINER, MS ;
RINERSON, DD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) :979-985
[2]  
BURBACH G, 1997, HIGH TEMPERATURE ELE, pCH3
[3]  
Colinge J.-P., 1991, Silicon-on-insulator technology: materials to VLSI
[4]   High-temperature analog instrumentation system in thin-film fully-depleted SOI CMOS technology [J].
Demeus, L ;
Viviani, A ;
Flandre, D .
1998 FOURTH INTERNATIONAL HIGH TEMPERATURE ELECTRONICS CONFERENCE, 1998, :51-54
[5]   ON-CHIP HIGH-VOLTAGE GENERATION IN MNOS INTEGRATED-CIRCUITS USING AN IMPROVED VOLTAGE MULTIPLIER TECHNIQUE [J].
DICKSON, JF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :374-378
[6]   DETAILED ANALYSIS OF EDGE EFFECTS IN SIMOX-MOS TRANSISTORS [J].
ELEWA, T ;
KLEVELAND, B ;
CRISTOLOVEANU, S ;
BOUKRISS, B ;
CHOVET, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) :874-882
[7]   A single-poly EEPROM cell in SIMOX technology for high-temperature applications up to 250 degrees C [J].
Gogl, D ;
Burbach, G ;
Fiedler, HL ;
Verbeck, M ;
Zimmermann, C .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (11) :541-543
[8]  
GUPTA A, 1982, ISSCC, P184
[9]   AN 80-NS 32K EEPROM USING THE FETMOS CELL [J].
KUO, C ;
YEARGAIN, JR ;
DOWNEY, WJ ;
ILGENSTEIN, KA ;
JORVIG, JR ;
SMITH, SL ;
BORMANN, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (05) :821-827
[10]  
MCKITTERICK JB, 1994, P 6 INT S SIL INS TE, P278