The End of the Road for 2D Scaling of Silicon CMOS and the Future of Device Technology

被引：0
|
作者：
Wong, H. -S. Philip [1 ,2 ]
机构：
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] Stanford Univ, Stanford Syst Alliance 10, Stanford, CA 94305 USA
来源：
2018 76TH DEVICE RESEARCH CONFERENCE (DRC) | 2018年
基金：
美国国家科学基金会;
关键词：
TRANSISTORS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 50 条
  • [31] CMOS Technology Scaling for System-On-Chip Integration - Past, Present and Future
    Jan, Chia-Hong
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 451 - 470
  • [32] Improvements in 2D p-type WSe2 transistors towards ultimate CMOS scaling
    Patoary, Naim Hossain
    Xie, Jing
    Zhou, Guantong
    Al Mamun, Fahad
    Sayyad, Mohammed
    Tongay, Sefaattin
    Esqueda, Ivan Sanchez
    SCIENTIFIC REPORTS, 2023, 13 (01)
  • [33] Improvements in 2D p-type WSe2 transistors towards ultimate CMOS scaling
    Naim Hossain Patoary
    Jing Xie
    Guantong Zhou
    Fahad Al Mamun
    Mohammed Sayyad
    Sefaattin Tongay
    Ivan Sanchez Esqueda
    Scientific Reports, 13
  • [34] 2D Silicon Magnetometer
    Lozanova, S. V.
    Noykov, S. A.
    Roumenin, Ch. S.
    PROCEEDINGS OF THE 30TH ANNIVERSARY EUROSENSORS CONFERENCE - EUROSENSORS 2016, 2016, 168 : 666 - 669
  • [35] 2D Ferroelectrics and ferroelectrics with 2D: Materials and device prospects
    Leblanc, Chloe
    Song, Seunguk
    Jariwala, Deep
    CURRENT OPINION IN SOLID STATE & MATERIALS SCIENCE, 2024, 32
  • [36] Ultra-thin Body and BOX (UTBB) Device for Aggressive Scaling of CMOS Technology
    Liu, Q.
    Yagishita, A.
    Kumar, A.
    Loubet, N.
    Yamamoto, T.
    Kulkarni, P.
    Monsieur, F.
    Khakifirooz, A.
    Ponoth, S.
    Cheng, K.
    Haran, B.
    Vinet, M.
    Cai, J.
    Khare, P.
    Monfray, S.
    Boeuf, F.
    Mehta, S.
    Kuss, J.
    Leobandung, E.
    Hane, M.
    Bu, H.
    Ishimaru, K.
    Skotnicki, T.
    Kleemeier, W.
    Takayanagi, M.
    Hook, T.
    Khare, M.
    Luning, S.
    Doris, B.
    Sampson, R.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 37 - 42
  • [37] The future of 2D spintronics
    Tiancheng Song
    Xiaodong Xu
    Nature Reviews Electrical Engineering, 2024, 1 (11): : 696 - 697
  • [38] An analogue future for 2D
    不详
    NATURE ELECTRONICS, 2020, 3 (08) : 437 - 437
  • [39] An analogue future for 2D
    Nature Electronics, 2020, 3 : 437 - 437
  • [40] 2D and 3D TCAD Simulation of III-V Channel FETs at the End of Scaling
    Aguirre, P.
    Rau, M.
    Schenk, A.
    2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 101 - 104
12345