The End of the Road for 2D Scaling of Silicon CMOS and the Future of Device Technology

被引：0
|
作者：
Wong, H. -S. Philip [1 ,2 ]
机构：
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] Stanford Univ, Stanford Syst Alliance 10, Stanford, CA 94305 USA
来源：
2018 76TH DEVICE RESEARCH CONFERENCE (DRC) | 2018年
基金：
美国国家科学基金会;
关键词：
TRANSISTORS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Scaling silicon-based quantum computing using CMOS technology
    M. F. Gonzalez-Zalba
    S. de Franceschi
    E. Charbon
    T. Meunier
    M. Vinet
    A. S. Dzurak
    Nature Electronics, 2021, 4 : 872 - 884
  • [22] Scaling silicon-based quantum computing using CMOS technology
    Gonzalez-Zalba, M. F.
    de Franceschi, S.
    Charbon, E.
    Meunier, T.
    Vinets, M.
    Dzurak, A. S.
    NATURE ELECTRONICS, 2021, 4 (12) : 872 - 884
  • [23] SINGLE-PARAMETER SCALING AND CONDUCTANCE OF 2D SYSTEMS AT THE SILICON SURFACE
    DOROZHKIN, SI
    KVON, ZD
    OLSHANETSKII, EB
    GUSEV, GM
    JETP LETTERS, 1987, 45 (12) : 737 - 739
  • [24] SILICON MATERIAL REQUIREMENTS FOR FUTURE ELECTRONIC DEVICE TECHNOLOGY
    BEYEN, WJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1973, 120 (03) : C93 - &
  • [25] Physical vapor deposited 2D bismuth for CMOS technology附视频
    Hanliu Zhao
    Xinghao Sun
    Zhengrui Zhu
    Wen Zhong
    Dongdong Song
    Weibing Lu
    Li Tao
    Journal of Semiconductors, 2020, (08) : 11 - 27
  • [26] The impact of device footprint scaling on high-performance CMOS logic technology
    Deng, Jie
    Kim, Keunwoo
    Chuang, Ching-Te
    Wong, H.-S. Philip
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1148 - 1155
  • [27] Coming Up N3XT, After 2D Scaling of Si CMOS
    Hwang, William
    Wan, Weier
    Mitra, Subhasish
    Wong, H. -S. Philip
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [28] Perspective: 2D for beyond CMOS
    Robinsona, Joshua A.
    APL MATERIALS, 2018, 6 (05):
  • [29] Opportunities and challenges of 2D materials in back-end-of-line interconnect scaling
    Lo, Chun-Li
    Helfrecht, Benjamin A.
    He, Yanbo
    Guzman, David M.
    Onofrio, Nicolas
    Zhang, Shengjiao
    Weinstein, Dana
    Strachan, Alejandro
    Chen, Zhihong
    JOURNAL OF APPLIED PHYSICS, 2020, 128 (08)
  • [30] Perspectives on scaling theory and CMOS technology - Understanding the past, present, and future (invited)
    Foty, D
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 631 - 637
12345