Combinatorial Optimization Using Electro-Optical Vector by Matrix Multiplication Architecture

被引:0
|
作者
Tamir, Dan E. [1 ]
Shaked, Natan T. [2 ]
Geerts, Wilhelmus J. [3 ]
Dolev, Shlomi [4 ]
机构
[1] Texas State Univ, Dept Comp Sci, San Marcos, TX 78666 USA
[2] Ben Gurion Univ Negev, Dept Elect & Comp Engn, POB 653, IL-84105 Beer Sheva, Israel
[3] SW Texas State Univ, Dept Phys, San Marcos, TX 78666 USA
[4] Ben Gurion Univ Negev, Dept Comp Sci, IL-84105 Beer Sheva, Israel
来源
关键词
Optical Computing; Parallel Processing; Combinatorial Optimization; The Traveling Salesman Problem; Heuristic Search; Hill Climbing; Genetic Algorithms; OPTICAL SOLUTION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new state space representation of a class of combinatorial optimization problems is introduced. The representation enables efficient implementation of exhaustive search for an optimal solution in bounded NP complete problems such as the traveling salesman problem (TSP) with a relatively small number of cities. Furthermore, it facilitates effective heuristic search for sub optimal solutions for problems with large number of cities. This paper surveys structures for representing solutions to the TSP and the use of these structures in iterative hill climbing (ITHC) and genetic algorithms (GA). The mapping of these structures along with respective operators to a newly proposed electro-optical vector by matrix multiplication (VMM) architecture is detailed. In addition, time space tradeoffs related to using a record keeping mechanism for storing intermediate solutions are presented and the effect of record keeping on the performance of these heuristics in the new architecture is evaluated. Results of running these algorithms on sequential architecture as well as a simulation-based estimation of the speedup obtained are supplied. The results show that the VMM architecture can speedup various variants of the TSP algorithm by a factor of 30x to 50x.
引用
收藏
页码:130 / +
页数:3
相关论文
共 50 条
  • [1] Parallel decomposition of combinatorial optimization problems using electro-optical vector by matrix multiplication architecture
    Tamir, Dan E.
    Shaked, Natan T.
    Geerts, Wilhelmus J.
    Dolev, Shlomi
    JOURNAL OF SUPERCOMPUTING, 2012, 62 (02): : 633 - 655
  • [2] Parallel decomposition of combinatorial optimization problems using electro-optical vector by matrix multiplication architecture
    Dan E. Tamir
    Natan T. Shaked
    Wilhelmus J. Geerts
    Shlomi Dolev
    The Journal of Supercomputing, 2012, 62 : 633 - 655
  • [3] COMBINATORIAL OPTIMIZATION OF MATRIX-VECTOR MULTIPLICATION IN FINITE ELEMENT ASSEMBLY
    Wolf, Michael M.
    Heath, Michael T.
    SIAM JOURNAL ON SCIENTIFIC COMPUTING, 2009, 31 (04): : 2960 - 2980
  • [4] Performance of an embedded optical vector matrix multiplication processor architecture
    Yang, C.
    Cui, G. X.
    Huang, Y. Y.
    Wu, L.
    Yang, H.
    Zhang, Y. H.
    IET OPTOELECTRONICS, 2010, 4 (04) : 159 - 164
  • [5] A terabit electro-optical clos switch architecture
    Liotopoulos, FK
    2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, : 265 - 270
  • [6] Electro-optical optimization in transflective OCB LCD
    Xiang, Rui-Jie
    Yang, Chiu-Lien
    Chen, Chueh-Ju
    Chen, Shu-Hsia
    IDMC 05: PROCEEDINGS OF THE INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE 2005, 2005, : 597 - 600
  • [7] Performance optimization of electro-optical imaging systems
    Han, Chang-Yuan
    Guangxue Jingmi Gongcheng/Optics and Precision Engineering, 2015, 23 (01): : 1 - 9
  • [8] Electro-optical modulator using silicon on insulator Michelson interferometer with electro-optical polymer
    Osama, Aya A.
    El Shamy, Raghi S.
    Afifi, Abdelrahman E.
    Swillam, Mohamed A.
    SILICON PHOTONICS XIV, 2019, 10923
  • [9] Image Convolution Optimization Using Sparse Matrix Vector Multiplication Technique
    Bipin, B.
    Nair, Jyothisha J.
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 1453 - 1457
  • [10] DENSE MATRIX-VECTOR MULTIPLICATION ON THE CUDA ARCHITECTURE
    Fujimoto, Noriyuki
    PARALLEL PROCESSING LETTERS, 2008, 18 (04) : 511 - 530