A programmable data background generator for march based memory testing

被引:0
作者
Wang, WL [1 ]
Lee, KJ [1 ]
机构
[1] Cheng Shiu Inst Technol, Dept Elect Engn, Kaohsiung, Taiwan
来源
2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS | 2002年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the short test time and high fault coverage, march algorithms have been widely used to test the SRAM and DRAM memory chips and cores in a system-on-chip (SOC). To raise the fault coverage of the word-oriented memories (WOMs), distinct data backgrounds of the march algorithms are required. In this paper we have integrated two kinds of data background generators into a single design in the built-in self-test (BIST) environment. The proposed data background generator can generate different sizes and different kinds of data backgrounds for testing the WOMs. It is shown that the design is easily programmable with very little external control. Also when combined with the existing data register in the memory, the hardware overhead is quite small.
引用
收藏
页码:347 / 350
页数:4
相关论文
共 5 条
  • [1] [Anonymous], 1998, TESTING SEMICONDUCTO
  • [2] An effective distributed BIST architecture for RAMs
    Bodoni, ML
    Benso, A
    Chiusano, S
    Di Carlo, S
    Di Natale, G
    Prinetto, P
    [J]. IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 119 - 124
  • [3] A programmable BIST core for embedded DRAM
    Huang, CT
    Huang, JR
    Wu, CF
    Wu, CW
    Chang, TY
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (01): : 59 - 70
  • [4] March tests for word-oriented memories
    van de Goer, AJ
    Tlili, IBS
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 501 - 508
  • [5] An on-chip march pattern generator for testing embedded memory cores
    Wang, WL
    Lee, KJ
    Wang, JF
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 730 - 735