A survey of hybrid techniques for functional verification

被引:35
作者
Bhadra, Jayanta
Abadir, Magdy S.
Ray, Sandip
Wang, Li-C.
机构
[1] Freescale Semicond, Austin, TX 78729 USA
[2] Univ Texas, Austin, TX 78712 USA
[3] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA
来源
IEEE DESIGN & TEST OF COMPUTERS | 2007年 / 24卷 / 02期
基金
美国国家科学基金会;
关键词
D O I
10.1109/MDT.2007.30
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing size and complexity of industry hardware designs, along with stringent time-to-market requirements, have put a heavy burden on verification to ensure that designs are relatively bug free. A general theme successfully adopted by academia and several vendors is to apply multiple verification techniques so that they complement one another, resulting in an increase of the verification tool's overall effectiveness. Such integration must be carried out delicately and precisely so that the overall technique becomes more than merely a sum of the techniques. This article surveys the research that has taken place in this area. © 2007 IEEE.
引用
收藏
页码:112 / 122
页数:11
相关论文
共 68 条
[1]  
Aagaard MD, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P7, DOI 10.1109/ICCAD.1995.479878
[2]  
Aagaard MD, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P538, DOI 10.1109/DAC.1998.724530
[3]  
Abraham JA, 2002, INT TEST CONF P, P194
[4]  
[Anonymous], 2006, Constraint-based Verification
[5]  
[Anonymous], P 16 ACM GREAT LAK S
[6]  
Bartley MG, 2002, DES AUT CON, P819, DOI 10.1109/DAC.2002.1012735
[7]  
BASIN D, 2000, FRONTIERS COMBINING, V2
[8]  
BERGMANN JP, 1999, P INT C COMP AID DES, P580
[9]  
BOPPANA V, 1999, LNCS, V1633, P418
[10]  
CAMILLERI A, 1997, LNCS, V1275, P33