Low-cost BSA technique for threshold-logic gate based multiplier implementations

被引：0
|
作者：
Quintana, JM [1 ]
Avedillo, MJ [1 ]
Rueda, A [1 ]
机构：
[1] Univ Sevilla, CNM, IMSE, Inst Microelectron Sevilla, E-41012 Seville, Spain
来源：
ELECTRONICS LETTERS | 1997年 / 33卷 / 12期
关键词：
digital communication systems; threshold logic; logic circuits;
D O I：
10.1049/el:19970683
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A technique is presented for implementing multipliers based on threshold gates. It introduces a new approximation to solve the most expensive step in the block save addition (BSA) approach for multiplier implementations. The order of complexity of the relevant parameters in the proposed solution is substantially reduced when compared with previous realisations of the same multiplication algorithm.
引用
收藏
页码：1028 / 1030
页数：3
相关论文
共 50 条
  • [41] Low-Cost RFID Threshold Shock Sensors
    Todd, Benjamin
    Phillips, Mallory
    Schultz, Stephen M.
    Hawkins, Aaron R.
    Jensen, Brian D.
    IEEE SENSORS JOURNAL, 2009, 9 (04) : 464 - 469
  • [42] Low-cost logic emulator for digital ICs
    Lipman, J
    EDN, 1996, 41 (03) : 20 - +
  • [43] A LOW-COST FAST MULTIPLICITY LOGIC UNIT
    ZABIEROWSKI, J
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1992, 320 (03): : 610 - 611
  • [44] BUILD A LOW-COST WIDEBAND MIXER WITH A MONOLITHIC MULTIPLIER.
    Jaffe, Matti
    EDN, 1975, 20 (10) : 63 - 64
  • [45] Low-Cost Stochastic Hybrid Multiplier for Quantized Neural Networks
    Li, Bingzhe
    Najafi, M. Hassan
    Lilja, David J.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (02)
  • [46] LOW-COST RESTRUCTURING TECHNIQUE FOR WSI
    JESSHOPE, CR
    BENTLEY, L
    ELECTRONICS LETTERS, 1986, 22 (08) : 439 - 441
  • [47] Crosslinking technique is low-cost and efficient
    Moore, S
    MODERN PLASTICS, 2002, 79 (02): : 40 - 40
  • [48] A threshold logic gate based on clocked coupled inverters
    Ramos, JF
    Lopez, JAH
    Martin, MJ
    Tejero, JC
    Gago, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (04) : 371 - 382
  • [49] VLSI Implementation of Fault Tolerance Multiplier based on Reversible Logic Gate
    Ahmadl, Nabihah
    Mokhtar, Ahmad Hakimi
    Othman, Nurmiza Binti
    Soon, Chin Fhong
    Ab Rahman, Ab Al Hadi
    INTERNATIONAL RESEARCH AND INNOVATION SUMMIT (IRIS2017), 2017, 226
  • [50] Quantitative Comparison of Low-Cost OFDMA-PON Transceiver Implementations
    Giacoumidis, E.
    Kavatzikidis, A.
    Diamantopoulos, N. P.
    Mikroulis, S.
    Tomkos, I.
    2012 14TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON 2012), 2012,
12345