共 50 条
- [31] An Optimized Low-Cost 4 x 4 Multiplier Circuit Design Using Reversible Logic Gates ADVANCED NETWORK TECHNOLOGIES AND INTELLIGENT COMPUTING, ANTIC 2022, PT I, 2023, 1797 : 263 - 281
- [33] LCAM: Low-Cost Approximate Multiplier Design on FPGA 2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 311 - 311
- [34] Experimental threshold logic implementations based on resonant tunnelling diodes ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 669 - 672
- [36] Ternary logic gate and multiplier design based on binary memristor Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2024, 52 (03): : 14 - 19and27
- [38] Low-Cost and Area-Efficient FPGA Implementations of Lattice-Based Cryptography 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2013, : 81 - 86
- [40] Binary multiplier using RTD based threshold logic gates ARTIFICIAL NEURAL NETS PROBLEM SOLVING METHODS, PT II, 2003, 2687 : 41 - 48