Low-cost BSA technique for threshold-logic gate based multiplier implementations

被引:0
|
作者
Quintana, JM [1 ]
Avedillo, MJ [1 ]
Rueda, A [1 ]
机构
[1] Univ Sevilla, CNM, IMSE, Inst Microelectron Sevilla, E-41012 Seville, Spain
关键词
digital communication systems; threshold logic; logic circuits;
D O I
10.1049/el:19970683
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A technique is presented for implementing multipliers based on threshold gates. It introduces a new approximation to solve the most expensive step in the block save addition (BSA) approach for multiplier implementations. The order of complexity of the relevant parameters in the proposed solution is substantially reduced when compared with previous realisations of the same multiplication algorithm.
引用
收藏
页码:1028 / 1030
页数:3
相关论文
共 50 条
  • [21] LOW-COST HARDWARE MULTIPLIER FOR MICROPROCESSORS.
    Koanantakool, T.
    Drnovsek, J.
    New Electronics, 1980, 13 (02): : 26 - 27
  • [22] Power meter uses low-cost multiplier
    Kotowski, J
    Johnston, A
    EDN, 1999, 44 (26) : 110 - +
  • [23] SIMPLE LOW-COST CORRELATOR AND MULTIPLIER CIRCUITS
    GLEN, PJ
    ELECTRONICS LETTERS, 1982, 18 (21) : 914 - 915
  • [24] LOW-COST, SIMPLE GATE VALVE
    ALONSO, EV
    JIMENEZRODRIGUEZ, JJ
    MARTINEZALBERTOS, JL
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1995, 66 (03): : 2738 - 2739
  • [25] Low-Cost Median Barrier Gate
    Bligh, Roger P.
    Arrington, Dusty R.
    Sheikh, Nauman M.
    Meza, Rory
    Silvestri, Chiara
    TRANSPORTATION RESEARCH RECORD, 2012, (2309) : 105 - 113
  • [26] Design of Low Power Multiplier Using Reversible Logic Gate
    Thakre, Ashish K.
    Chiwande, Sujata S.
    Chafale, Sumit D.
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [27] XOR Gate based Low-Cost Configurable RO PDF
    Zhang, Lei
    Wang, Chenghua
    Liu, Weiqiang
    O'Neill, Maire
    Lombardi, Fabrizio
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [28] A Low-Latency and Low-Cost Montgomery Modular Multiplier Based on NLP Multiplication
    Ding, Jinnan
    Li, Shuguo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (07) : 1319 - 1323
  • [29] FDE Implementations for a Low-Cost GPS/INS Module
    Clark, Benjamin J.
    Bevly, David M.
    PROCEEDINGS OF THE 22ND INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS 2009), 2009, : 970 - 977
  • [30] LOW-COST TECHNIQUE FOR STEEL
    HARRISON, M
    ENGINEER, 1983, 256 (6640) : 7 - 7