共 50 条
- [31] Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 627 - +
- [32] Comparative Analysis of Copper and CNT Interconnects for H-Tree Clock Distribution 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 447 - 448
- [33] Fast Timing Analysis of Non-Tree Clock Network with Shorted Wires PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 279 - 284
- [35] The study of fault tree analysis system based on VC plus PROCEEDINGS OF THE 1ST INTERNATIONAL CONFERENCE ON RELIABILITY OF ELECTRICAL PRODUCTS AND ELECTRICAL CONTACTS, 2004, : 291 - 295
- [40] COMPARATIVE ANALYSIS FOR HARDWARE CIRCUIT ARCHITECTURE OF WALLACE TREE MULTIPLIER 2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 1 - 6