Designand analysis of "Tree plus local meshes" clock architecture

被引:0
|
作者
Wilke, Gustavo R. [1 ]
Murgai, RaJeev [1 ]
机构
[1] Fujitsu Labs America Inc, Sunnyvale, CA USA
来源
ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN | 2007年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A clock architecture with single mesh driven by a tree has been shown to achieve very small skew. However it is expensive to employ clock gating in such a,structure to save power A clock architecture with multiple meshes has the advantage of allowing the clock to be switched off independently to design blocks and thus saving clock power. In this paper we propose a practical design flow to synthesize and analyze an architecture with multiple meshes driven by a tree. We show that using our synthesis method, this architecture is able to achieve on a real industrial design smaller skew than a tree (10.08ps vs. 29.29ps), but slightly worse skew than a single equivalent mesh (10.08ps vs. 4ps). We also study the impact of tree and mesh sizes on the maximum skew. In general, the maximum skew reduces if the tree has more sinks. The,overall conclusion of our study is that the multiple-mesh architecture offers significant advantages both over a pure mesh - lower power and faster analysis, at the expense of slightly worse skew, and over a tree - smaller skew and more robustness to parameter variations.
引用
收藏
页码:165 / 170
页数:6
相关论文
共 50 条
  • [31] Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding
    Ye, Xiaoji
    Li, Peng
    Zhao, Min
    Panda, Rajendran
    Hu, Jiang
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 627 - +
  • [32] Comparative Analysis of Copper and CNT Interconnects for H-Tree Clock Distribution
    Ganti, Vish
    Mahmoodi, Hamid
    2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 447 - 448
  • [33] Fast Timing Analysis of Non-Tree Clock Network with Shorted Wires
    Yoon, Kiwon
    Hyun, Daijoon
    Shin, Youngsoo
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 279 - 284
  • [34] Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree
    Saaied, H
    Al-Khalili, D
    Al-Khalili, AJ
    Nekili, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (10) : 1637 - 1643
  • [35] The study of fault tree analysis system based on VC plus
    Nie, JL
    Wang, JQ
    Su, XQ
    Zhang, DB
    PROCEEDINGS OF THE 1ST INTERNATIONAL CONFERENCE ON RELIABILITY OF ELECTRICAL PRODUCTS AND ELECTRICAL CONTACTS, 2004, : 291 - 295
  • [36] Post-Routing Double-Via Insertion for X-Architecture Clock Tree Yield Improvement
    Tsai, Chia-Chun
    Kuo, Chung-Chieh
    Lee, Trong-Yen
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (02) : 706 - 716
  • [37] Security and Privacy Analysis of Tree-LSHB plus Protocol
    Qian, Xiaofei
    Liu, Xinbao
    Yang, Shanlin
    Zuo, Chao
    WIRELESS PERSONAL COMMUNICATIONS, 2014, 77 (04) : 3125 - 3141
  • [38] Local refinement for analysis-suitable plus plus T-splines
    Zhang, Jingjing
    Li, Xin
    COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2018, 342 : 32 - 45
  • [39] Domain tree-based analysis of protein architecture evolution
    Forslund, Kristoffer
    Henricson, Anna
    Hollich, Volker
    Sonnhammer, Erik L. L.
    MOLECULAR BIOLOGY AND EVOLUTION, 2008, 25 (02) : 254 - 264
  • [40] COMPARATIVE ANALYSIS FOR HARDWARE CIRCUIT ARCHITECTURE OF WALLACE TREE MULTIPLIER
    Gandhi, Dhaval R.
    Shah, Nehal N.
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 1 - 6