Designand analysis of "Tree plus local meshes" clock architecture

被引:0
|
作者
Wilke, Gustavo R. [1 ]
Murgai, RaJeev [1 ]
机构
[1] Fujitsu Labs America Inc, Sunnyvale, CA USA
来源
ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN | 2007年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A clock architecture with single mesh driven by a tree has been shown to achieve very small skew. However it is expensive to employ clock gating in such a,structure to save power A clock architecture with multiple meshes has the advantage of allowing the clock to be switched off independently to design blocks and thus saving clock power. In this paper we propose a practical design flow to synthesize and analyze an architecture with multiple meshes driven by a tree. We show that using our synthesis method, this architecture is able to achieve on a real industrial design smaller skew than a tree (10.08ps vs. 29.29ps), but slightly worse skew than a single equivalent mesh (10.08ps vs. 4ps). We also study the impact of tree and mesh sizes on the maximum skew. In general, the maximum skew reduces if the tree has more sinks. The,overall conclusion of our study is that the multiple-mesh architecture offers significant advantages both over a pure mesh - lower power and faster analysis, at the expense of slightly worse skew, and over a tree - smaller skew and more robustness to parameter variations.
引用
收藏
页码:165 / 170
页数:6
相关论文
共 50 条
  • [21] Statistical analysis of clock skew variation in H-tree structure
    Hashimoto, M
    Yamamoto, T
    Onodera, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3375 - 3381
  • [22] Waveform Base Clock Tree Delay Analysis Using Parallel Processing
    Suzuki, Goro
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [23] Statistical analysis of clock skew variation in H-tree structure
    Hashimoto, M
    Yamamoto, T
    Onodera, H
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 402 - 407
  • [24] Discharge-path-based antenna effect detection and fixing for X-architecture clock tree
    Tsai, Chia-Chun
    Kuo, Chung-Chieh
    Hsu, Feng-Tzu
    Lee, Trong-Yen
    INTEGRATION-THE VLSI JOURNAL, 2012, 45 (01) : 76 - 90
  • [25] SACTA: A Self-Adjusting Clock Tree Architecture for Adapting to Thermal-Induced Delay Variation
    Long, Jieyi
    Ku, Ja Chun
    Memik, Seda Ogrenci
    Ismail, Yehea
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1323 - 1336
  • [26] Crab-tree: A Crash Recoverable B plus -tree Variant for Persistent Memory with ARMv8 Architecture
    Wang, Chundong
    Chattopadhyay, Sudipta
    Brihadiswarn, Gunavaran
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 19 (05)
  • [27] ANALYSIS AND DESIGN OF A FAULT-TOLERANT TREE ARCHITECTURE
    SRINIVASAN, KY
    SOOD, AK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (06) : 901 - 913
  • [28] Measuring Architecture Quality by Structure Plus History Analysis
    Schwanke, Robert
    Xiao, Lu
    Cai, Yuanfang
    PROCEEDINGS OF THE 35TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE 2013), 2013, : 891 - 900
  • [29] Stability analysis of distributed clock synchronization in the Time-Triggered Architecture
    Németh, JG
    2003 IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING, PROCEEDINGS: FROM CLASSICAL MEASUREMENT TO COMPUTING WITH PERCEPTIONS, 2003, : 213 - 218
  • [30] A Comparative Analysis of R Tree and R plus Tree Based Image Segmentation and Reconstruction
    Chatterjee, Priyasmita
    Siddavatam, Rajesh
    Kandula, Pradeep
    Ghosh, Debolina
    Roy, Rishabh
    2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 2013 - 2018