共 50 条
- [1] Cognitive Process Representation with Minimum Spanning Tree of Local Meshes 2013 21ST SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2013,
- [2] Local refinement method for optimizing clock tree topology ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1110 - 1113
- [3] SET Susceptibility Analysis of Clock Tree and Clock Mesh Topologies 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 560 - 565
- [4] Representation of Cognitive Processes Using the Minimum Spanning Tree of Local Meshes 2013 35TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2013, : 6780 - 6783
- [5] Low Voltage Clock Tree Synthesis with Local Gate Clusters GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 99 - 104
- [6] Layer assignment considering manufacturability in X-architecture clock tree 2008 IEEE 8TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2008, : 880 - +
- [7] A self-adjusting clock tree architecture to cope with temperature variations IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 75 - 82
- [8] Asymptotic performance analysis of randomized tree growing in meshes PROCEEDINGS OF THE HIGH-PERFORMANCE COMPUTING (HPC'98), 1998, : 222 - 227
- [10] A frequency-domain technique for statistical timing analysis of clock meshes IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 334 - 339