Intelligible test techniques to support error-tolerance

被引:42
作者
Breuer, MA [1 ]
机构
[1] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA
来源
13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2004年
关键词
D O I
10.1109/ATS.2004.51
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We have developed a new digital system mode of operation, refereed to as error-tolerance, the purpose of which is to increase effective yield Error-tolerance is based on the fact that many digital systems exhibit acceptable behavior even though they contain defects and occasionally output errors. A radically new test methodology, called intelligible testing, is required to support error-tolerance. This paper addresses parts of this methodology. There are several fundamental philosophical differences between intelligible testing and classical testing, such as: intelligible testing is application oriented; it partitions die and chips into multiple categories, not just good and bad parts; and it supplies quantitative information about the effects of defects on errors, i.e. it is error based rather than fault based. We describe three types of error attributes, namely error-rate, error-accumulation (retention), and error-significance. We present test techniques for estimating quantitative values for these qualitative attributes. Testing to support error-tolerance involves new ATPG tools, new fault simulators, and new DFT and BIST techniques.
引用
收藏
页码:386 / 393
页数:8
相关论文
共 7 条
[1]  
[Anonymous], 2001, INT TECHNOLOGY ROADM
[2]   Defect and error tolerance in the presence of massive numbers of defects [J].
Breuer, MA ;
Gupta, SK .
IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (03) :216-227
[3]  
BREUER MA, 1999, 2 IEEE INT WORKSH MI
[4]  
BREUER MA, 1999, P 4 MULT TECHN APPL, P11
[5]  
CHUNG H, 2002, 354 USCSIPI
[6]  
DORF RC, 1993, FAULT TOLERANCE, P2020
[7]   An ATPG for threshold testing: Obtaining acceptable yield in future processes [J].
Jiang, ZG ;
Gupta, SK .
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, :824-833