High-performance and Low-bandwidth Architecture of H.264 Motion Estimation Circuit for 1080HD Video

被引：0

作者：

Kim, Soojin ^{[1
]}

Chang, Hoyoung ^{[1
]}

Lee, Seonyoung ^{[1
]}

Cho, Kyeongsoon ^{[1
]}

机构：

[1] Hankuk Univ Foreign Studies, Dept Elect & Informat Engn, Yongin, South Korea

来源：

2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2009年

关键词：

VLSI ARCHITECTURE; SEARCH ALGORITHM; VBSME;

D O I：

10.1109/MWSCAS.2009.5235962

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a high-performance and low-bandwidth architecture of H.264 integer-pixel motion estimation circuit for 1080HD video. The proposed circuit supports 7 kinds of variable block sizes and generates 41 motion vectors. We propose a new motion estimation algorithm and circuit architecture to improve the processing speed and reduce the memory bandwidth. The implemented circuit based on the proposed algorithm and architecture can process 60 image frames per second for 1080HD video at the operating frequency of 45.5MHz with smaller bandwidth requirement compared to other approaches.

引用

页码：1110 / 1113

页数：4

共 46 条

[21] Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC [J].

Chen, Tung-Chien ;

Chen, Yu-Han ;

Tsai, Sung-Fang ;

Chien, Shao-Yi ;

Chen, Liang-Gee .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (05) :568-577

[22] A HIGH PERFORMANCE AND LOW POWER HARDWARE ARCHITECTURE FOR THE TRANSFORM & QUANTIZATION STAGES IN H.264 [J].

Owaida, Muhsen ;

Koziri, Maria ;

Katsavounidis, Ioannis ;

Stamoulis, George .

ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, :1102-1105

[23] Activity-Based Motion Estimation Scheme for H.264 Scalable Video Coding [J].

Na, Sangkwon ;

Kyung, Chong-Min .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (11) :1475-1485

[24] Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC [J].

Chen YunBi ;

Li ZhengDong ;

Guo Li ;

Xie JinSheng ;

Zhao Long .

SCIENCE CHINA-INFORMATION SCIENCES, 2012, 55 (10) :2234-2242

[25] Fractional full-search motion estimation VLSI architecture for H.264/AVC [J].

Ou, Chien-Min ;

Roan, Huang-Chun ;

Hwang, Wen-Jyi .

ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS, 2006, 4319 :861-+

[26] A High Performance and Low Bandwidth Multi-Standard Motion Compensation Design for HD Video Decoder [J].

Chen, Xianmin ;

Liu, Peilin ;

Zhou, Dajiang ;

Zhu, Jiayi ;

Pan, Xingguang ;

Goto, Satoshi .

IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03) :253-260

[27] High Performance VLSI Implementation of CAVLC Decoder of H.264/AVC for HD Transmission [J].

Mukherjee, Rohan ;

Mahajan, Vikrant ;

Chakrabarti, Indrajit ;

Sengupta, Somnath .

2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,

[28] High performance architecture of an application specific processor for the H.264 deblocking filter [J].

Dang, Philip .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) :1321-1334

[29] A fine-grain scalable and low memory cost variable block size motion estimation architecture for H.264/AVC [J].

Liu, Zhenyu ;

Song, Yang ;

Ikenaga, Takeshi ;

Goto, Satoshi .

IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (12) :1928-1936

[30] Optimized 2-D SAD Tree Architecture of Integer Motion Estimation for H.264/AVC [J].

Fan, Yibo ;

Zeng, Xiaoyang ;

Goto, Satoshi .

IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04) :411-418

← 1 2 3 4 5 →