High-performance and Low-bandwidth Architecture of H.264 Motion Estimation Circuit for 1080HD Video

被引：0
|
作者：
Kim, Soojin [1 ]
Chang, Hoyoung [1 ]
Lee, Seonyoung [1 ]
Cho, Kyeongsoon [1 ]
机构：
[1] Hankuk Univ Foreign Studies, Dept Elect & Informat Engn, Yongin, South Korea
来源：
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2009年
关键词：
VLSI ARCHITECTURE; SEARCH ALGORITHM; VBSME;
D O I：
10.1109/MWSCAS.2009.5235962
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a high-performance and low-bandwidth architecture of H.264 integer-pixel motion estimation circuit for 1080HD video. The proposed circuit supports 7 kinds of variable block sizes and generates 41 motion vectors. We propose a new motion estimation algorithm and circuit architecture to improve the processing speed and reduce the memory bandwidth. The implemented circuit based on the proposed algorithm and architecture can process 60 image frames per second for 1080HD video at the operating frequency of 45.5MHz with smaller bandwidth requirement compared to other approaches.
引用
收藏
页码：1110 / 1113
页数：4
相关论文
共 46 条
  • [1] High-performance Architecture of H.264 Integer-pixel Motion Estimation IP for Real-time 1080HD Video CODEC
    Chang, Hoyoung
    Kim, Soojin
    Lee, Seonyoung
    Cho, Kyeongsoon
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 419 - 422
  • [2] A high performance parallel architecture of H.264 intra prediction for motion estimation
    Dang, Philip
    REAL-TIME IMAGE PROCESSING 2008, 2008, 6811
  • [3] An Adaptive Motion Estimation Architecture for H.264/AVC
    Song, Yang
    Akoglu, Ali
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 73 (02): : 161 - 179
  • [4] VLSI Architecture for Low-Complexity Motion Estimation in H.264 Multiview Video Coding
    Ahmed, Ashfaq
    Shahid, M. Usman
    Martina, Maurizio
    Magli, Enrico
    Masera, Guido
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 288 - 292
  • [5] A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video
    Kuo, Huang-Chih
    Wu, Li-Cian
    Huang, Hao-Ting
    Hsu, Sheng-Tsung
    Lin, Youn-Long
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (06) : 925 - 938
  • [6] FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding
    Kthiri, Moez
    Loukil, Hassen
    Ben Atitallah, Ahmed
    Kadionik, Patrice
    Dallet, Dominique
    Masmoudi, Nouri
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 68 (02): : 273 - 285
  • [7] Architecture and Circuit Optimization of Hardwired Integer Motion Estimation Engine for H.264/AVC
    Liu, Zhenyu
    Wang, Dongsheng
    Ikenaga, Takeshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (11) : 2065 - 2073
  • [8] A high-performance reconfigurable VLSI architecture for VBSME in H.264
    Cao Wei
    Hou Hui
    Tong Jiarong
    Lai Jinmei
    Min Hao
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (03) : 1338 - 1345
  • [9] Cache Based Motion Compensation Architecture for Quad-HD H.264/AVC Video Decoder
    Zhou, Jinjia
    Zhou, Dajiang
    He, Gang
    Goto, Satoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04): : 439 - 447
  • [10] High Speed Architecture for Variable Block Size Motion Estimation in H.264
    Jayakrishnan, P.
    Niyas, R. Mohamed
    Maillikarjun, Kittur Harish
    2013 IEEE INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING, COMMUNICATION AND NANOTECHNOLOGY (ICE-CCN'13), 2013, : 131 - 134
12345