共 23 条
[1]
A VLSI ALGORITHM FOR DIRECT AND REVERSE CONVERSION FROM WEIGHTED BINARY NUMBER SYSTEM TO RESIDUE NUMBER SYSTEM
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1984, 31 (12)
:1033-1039
[3]
[Anonymous], 1988, IEEE T CIRCUITS SYST
[4]
A VLSI IMPLEMENTATION OF RESIDUE ADDERS
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1987, 34 (03)
:284-288
[5]
BERNARDSON B, 1985, IEEE T CIRCUITS CAS, V32, P298
[6]
EFFICIENT VLSI NETWORKS FOR CONVERTING AN INTEGER FROM BINARY-SYSTEM TO RESIDUE NUMBER SYSTEM AND VICE VERSA
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS,
1988, 35 (11)
:1425-1430
[7]
AREA-TIME EFFICIENT MODULO 2(N)-1 ADDER DESIGN
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
1994, 41 (07)
:463-467
[8]
FAST AND FLEXIBLE ARCHITECTURES FOR RNS ARITHMETIC DECODING
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
1992, 39 (04)
:226-235
[9]
HIASAT A, 1994, P IEEE MIDW S CIRC S, V1, P428
[10]
HIASAT A, 1995, P IEEE INT S CIRC SY, V3, P1996