Residue-to-binary arithmetic converter for the moduli set (2k, 2k-1, 2k-1-1)

被引:74
作者
Hiasat, AA [1 ]
Abdel-Aty-Zohdy, HS [1 ]
机构
[1] Oakland Univ, Dept Elect & Syst Engn, Microelect Syst Design Lab, Rochester, MI 48309 USA
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1998年 / 45卷 / 02期
关键词
binary numbers; residue-to-binary conversion; hardware implementation; residue number system;
D O I
10.1109/82.661651
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new algorithm which converts moduli (2(k) . 2(k)-1 . 2(k-1)-1) residue numbers to their binary equivalents; it is the first converter which has been dedicated to this particular moduli set. The complexity of conversion has been greatly reduced using new compact forms for the multiplicative inverses and the properties of modular arithmetic. A hardware implementation which utilizes adders only is also proposed, with a pipelined system, the throughput rate is that of a single (2k-1)-bit binary adder. Comparison results showed that the hardware requirements and the execution time of the new converter are less than half that needed by other converters.
引用
收藏
页码:204 / 209
页数:6
相关论文
共 23 条
[1]   A VLSI ALGORITHM FOR DIRECT AND REVERSE CONVERSION FROM WEIGHTED BINARY NUMBER SYSTEM TO RESIDUE NUMBER SYSTEM [J].
ALIA, G ;
MARTINELLI, E .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1984, 31 (12) :1033-1039
[2]   VLSI BINARY-RESIDUE CONVERTERS FOR PIPELINED PROCESSING [J].
ALIA, G ;
MARTINELLI, E .
COMPUTER JOURNAL, 1990, 33 (05) :473-475
[3]  
[Anonymous], 1988, IEEE T CIRCUITS SYST
[4]   A VLSI IMPLEMENTATION OF RESIDUE ADDERS [J].
BAYOUMI, MA ;
JULLIEN, GA ;
MILLER, WC .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (03) :284-288
[5]  
BERNARDSON B, 1985, IEEE T CIRCUITS CAS, V32, P298
[6]   EFFICIENT VLSI NETWORKS FOR CONVERTING AN INTEGER FROM BINARY-SYSTEM TO RESIDUE NUMBER SYSTEM AND VICE VERSA [J].
CAPOCELLI, RM ;
GIANCARLO, R .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (11) :1425-1430
[7]   AREA-TIME EFFICIENT MODULO 2(N)-1 ADDER DESIGN [J].
EFSTATHIOU, C ;
NIKOLOS, D ;
KALAMATIANOS, J .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (07) :463-467
[8]   FAST AND FLEXIBLE ARCHITECTURES FOR RNS ARITHMETIC DECODING [J].
ELLEITHY, KM ;
BAYOUMI, MA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (04) :226-235
[9]  
HIASAT A, 1994, P IEEE MIDW S CIRC S, V1, P428
[10]  
HIASAT A, 1995, P IEEE INT S CIRC SY, V3, P1996