Design of gradient oxide-bypassed superjunction power MOSFET devices

被引:50
作者
Chen, Yu [1 ]
Liang, Yung C. [1 ]
Samudra, Ganesh S. [1 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
关键词
breakdown voltage; gradient oxide-bypassed (GOB); ideal unipolar silicon limit; oxide-bypassed (OB); power MOSFETs; specific on-state resistance; superjunction;
D O I
10.1109/TPEL.2007.900559
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The superjunction MOSFET power devices, such as p-n column superjunction (named SJ or CoolMOS) devices and oxide-bypassed (OB) devices, are highly recognized for their higher blocking capability and lower on-state resistance. However, the performance of SJ devices is greatly handicapped due to difficulties in formation of perfect charge-balanced SJ p-n columns by the current process technology, especially for devices with small widths and voltage ratings below 180 V. OB devices can be an alternative in this voltage region, which utilize the well established oxide thickness control in fabrication instead of the difficult doping control as in SJ devices. However, OB drift region electric field distribution is not as optimal as that in SJ devices. Gradient oxide-bypassed (GOB) structure enhances the performance of OB devices so that it can achieve a performance comparable to that of an ideal p-n column SJ device in the medium voltage range, and at the same time, requires simple process technology. Complete descriptions on the GOB device and related design issues are presented in this paper. Fabrication issues are also discussed with possible sacrificial materials and etchants for making the vertical graded oxide sidewalls. Design cases for 80, 120, and 180 V GOB devices are also illustrated for better understanding in the device.
引用
收藏
页码:1303 / 1310
页数:8
相关论文
共 19 条
[11]   A low forward drop high voltage trench MOS barrier Schottky rectifier with linearly graded doping profile [J].
Mahalingam, S ;
Baliga, BJ .
ISPSD '98 - PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 1998, :187-190
[12]   TAPERED WINDOWS IN PHOSPHORUS-DOPED SIO2 BY ION-IMPLANTATION [J].
NORTH, JC ;
MCGAHAN, TE ;
RICE, DW ;
ADAMS, AC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (07) :809-812
[13]   DYNAMIC ETCH MASK TECHNIQUE FOR FABRICATING TAPERED SEMICONDUCTOR OPTICAL WAVE-GUIDES AND OTHER STRUCTURES [J].
SHAHAR, A ;
TOMLINSON, WJ ;
YIYAN, A ;
SETO, M ;
DERI, RJ .
APPLIED PHYSICS LETTERS, 1990, 56 (12) :1098-1100
[14]  
SHENOY PM, 1999, P ISPSD, P99, DOI DOI 10.1109/ISPSD.1999.764069
[15]   Etch rates for micromachining processing [J].
Williams, KR ;
Muller, RS .
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 1996, 5 (04) :256-269
[16]   Etch rates for micromachining processing - Part II [J].
Williams, KR ;
Gupta, K ;
Wasilik, M .
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2003, 12 (06) :761-778
[17]   Tunable oxide-bypassed trench gate MOSFET: Breaking the ideal superjunction MOSFET performance line at equal column width [J].
Yang, X ;
Liang, YC ;
Samudra, GS ;
Liu, Y .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (11) :704-706
[18]   Practical superjunction MOSFET device performance under given process thermal cycles [J].
Zhong, HM ;
Liang, YC ;
Samudra, GS ;
Yang, X .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (08) :987-996
[19]  
1998, MEDICI 4 1 US MAN AV