On-chip interconnect inductance - Friend or foe (invited)

被引：7
|
作者：
Wong, SS [1 ]
Yue, P [1 ]
Chang, R [1 ]
Kim, SY [1 ]
Kleveland, B [1 ]
O'Mahony, F [1 ]
机构：
[1] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
来源：
4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ISQED.2003.1194764
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
Inductance associated with on-chip wires can no longer be ignored as chip operation frequencies increase into GHz regime. Because the magnetic field propagates a very long range, the extraction of wire inductance is not just dependent on the immediate neighboring environment. This paper discusses the various difficulties of extracting inductance of randomly placed wires in a typical chip environment. With dedicated return path, the wire inductance can be controlled and benefit the design of high-speed circuits. Specific examples are illustrated.
引用
收藏
页码：389 / 394
页数：6
相关论文
共 50 条
  • [1] Extraction and applications of on-chip interconnect inductance
    Wong, SS
    Kim, SY
    Yue, CP
    Chang, R
    O'Mahony, F
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 142 - 146
  • [2] Sensitivity of interconnect delay to on-chip inductance
    Ismail, YI
    Freidman, EG
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 403 - 406
  • [3] Shielding effect of on-chip interconnect inductance
    El-Moursy, MA
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) : 396 - 400
  • [4] Layout techniques for on-chip interconnect inductance reduction
    Tu, SW
    Jou, JY
    Chang, YW
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 269 - 273
  • [5] Global interconnect optimization in the presence of on-chip inductance
    Roy, Abinash
    Chowdhury, Masud H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
  • [6] A realizable driving point model for on-chip interconnect with inductance
    Kashyap, CV
    Krauter, BL
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 190 - 195
  • [7] Layout techniques for minimizing on-chip interconnect self inductance
    Massoud, Y
    Majors, S
    Bustami, T
    White, J
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 566 - 571
  • [8] On-chip interconnect inductance extraction using fast multipole method
    Wang, Xiao-Li
    Luo, Xian-Jue
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2008, 28 (24): : 147 - 152
  • [9] Design and measurement of an inductance-oscillator for analyzing inductance impact on on-chip interconnect delay
    Sato, T
    Masuda, H
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 395 - 400
  • [10] Inductance model and analysis methodology for high-speed on-chip interconnect
    Gala, K
    Blaauw, D
    Zolotov, V
    Vaidya, PM
    Joshi, A
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 730 - 745
12345