A Fourth-Order, Audio-Bandwidth, 87.5-dB SNDR ΣΔ Modulator for MEMS Microphones

被引：0
作者：
Picolli, L. [1 ]
Grassi, M. [1 ]
Rosson, L. [1 ]
Fornasari, A. [1 ]
Malcovati, P. [1 ]
机构：
[1] Univ Pavia, Dept Elect Engn, I-27100 Pavia, Italy
来源：
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5 | 2009年
关键词：
D O I：
10.1109/ISCAS.2009.5118008
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a complete interface circuit for capacitive MEMS microphones, consisting of the cascade of a preamplifier, a second-order, multi-bit analog Sigma Delta modulator, and a fourth-order, single-bit digital Sigma Delta modulator. The complete interface circuit features a current consumption of 574 mu A from a 3.3-V power supply, achieving a signal-to-noise and distortion ratio (SNDR) of 87.5 dB. The feed-forward technique has been used in the analog Sigma Delta modulator, to relax the requirements of the operational amplifiers. The proposed MEMS microphone interface circuit is designed in a 0.35-mu m CMOS technology. Post-layout and Montecarlo simulation results of the overall circuit are reported to validate the performance.
引用
收藏
页码：1325 / 1328
页数：4
相关论文
共 34 条
  • [21] A 92 dB SNDR 183 dB FoMs Fully Dynamic Fourth-Order Noise-Shaping SAR ADC in the 2-2 Hybrid Nested Structure with Closed-Loop Residue Amplifier
    Hu, Wei
    Li, Jiaqi
    Chen, Qunchao
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2025, : 3697 - 3713
  • [22] A 24.7 mW 65 nm CMOS SAR-Assisted CT ΔΣ Modulator With Second-Order Noise Coupling Achieving 45 MHz Bandwidth and 75.3 dB SNDR
    Wu, Bo
    Zhu, Shuang
    Xu, Benwei
    Chiu, Yun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) : 2893 - 2905
  • [23] Design of a 6th-order Continuous-time Bandpass Delta-Sigma Modulator with 250 MHz IF, 25 MHz Bandwidth, and over 75 dB SNDR
    Yang, Xi
    Lee, Hae-Seung
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [24] A 16-bit 312.5-kHz Bandwidth Fourth-order One-Bit Switched-Capacitor Sigma-Delta Modulator
    Li, Hongyi
    Wang, Yuan
    Jia, Song
    Zhang, Xing
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 170 - 173
  • [25] Two op-amps third-order sigma–delta modulator with 61-dB SNDR, 6-MHz bandwidth and 6-mW power consumption
    Edoardo Bonizzoni
    Aldo Peña Perez
    Franco Maloberti
    Miguel A. Garcia-Andrade
    Analog Integrated Circuits and Signal Processing, 2011, 66 : 381 - 388
  • [26] A 0.9-V 60-μW 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range
    Roh, Jeongjin
    Byun, Sanho
    Choi, Youngkil
    Roh, HyLingdong
    Kim, Yi-Gyeong
    Kwon, Jong-Kee
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (02) : 361 - 370
  • [27] A Time-Interleaved 2nd-Order ΔΣ Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation
    Jiang, Dongyang
    Qi, Liang
    Sin, Sai-Weng
    Maloberti, Franco
    Martins, Rui P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (08) : 2375 - 2387
  • [28] A 70 dB MTPR Integrated Programmable Gain/Bandwidth Fourth-Order Chebyshev High-Pass Filter for ADSL/VDSL Receivers in 65 nm CMOS
    Lin, Fang
    Yu, Xinyu
    Ranganathan, Sumant
    Kwan, Tom
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) : 1290 - 1297
  • [29] A 4.2mW 10MHz BW 74.4dB SNDR Fourth-order CT DSM with Second-order Digital Noise Coupling Utilizing an 8b SAR ADC
    Jang, Il-Hoon
    Seo, Min-Jae
    Kim, Mi-Young
    Lee, Jae-Keun
    Baek, Seung-Yeob
    Kwon, Sun-Woo
    Choi, Michael
    Ko, Hyung-Jong
    Ryu, Seung-Tak
    2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C34 - C35
  • [30] A 10-b Fourth-Order Quadrature Bandpass Continuous-Time ΣΔ Modulator With 33-MHz Bandwidth for a Dual-Channel GNSS Receiver
    Zhang, Junfeng
    Xu, Yang
    Zhang, Zehong
    Sun, Yichuang
    Wang, Zhihua
    Chi, Baoyong
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (04) : 1303 - 1314
1234