High current effects in silicide films for sub-0.25 μm VLSI technologies

被引:4
|
作者
Banerjee, K [1 ]
Hu, CM [1 ]
Amerasekera, A [1 ]
Kittl, JA [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
来源
1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL | 1998年
关键词
D O I
10.1109/RELPHY.1998.670658
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Characterization and modeling of high current conduction in TiSi2 and CoSi2 films formed on n+ Si and n+ poly-Si under DC and pulsed stress conditions is reported for the first time. High current conductance of silicides is shown to be strongly affected by the technology and process conditions. The non-linear I-V characteristics of silicide films under DC and pulsed high current stress has been modeled and the nonlinearity has been shown to be due to self-heating. Two physical parameters, B and lambda, associated with DC and pulsed current stress, have been shown to be able to describe the sensitivity of the films to high current conduction. At high currents, an abrupt lowering of the resistance of the silicided structures is observed. Detailed analysis of the evolution of this resistance drop has been made. It is shown that the cause is related to the melting of the structures, which also causes degradation in the post-stress silicide film resistance. The critical current for these failures have been shown to be strongly influenced by the silicide film width and the time duration of the pulse. CoSi2 films and films on poly-Si are shown to be more sensitive to high current conduction and degradation.
引用
收藏
页码:284 / 292
页数:9
相关论文
共 50 条
  • [41] Threshold voltage (VT) control of sub-0.25μm processes using mercury gate MOS capacitors
    Hillard, RJ
    Mazur, RG
    Sherbondy, JC
    Peitersen, L
    Wilson, M
    Herlocher, R
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 240 - 244
  • [42] Ultrathin oxide for sub-0.25 mu m technology in silicon IC's: Impact of stacking & nitridation
    Roy, PK
    Ma, Y
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 61 - 71
  • [43] Impact of trench sidewall interface trap in shallow trench isolation on junction leakage current characteristics for sub-0.25 mu m CMOS devices
    Inaba, S
    Takahashi, M
    Okayama, Y
    Yagishita, A
    Matsuoka, F
    Ishiuchi, H
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 119 - 120
  • [44] Elimination of stress-induced defects in polybuffered LOCOS isolation scheme for sub-0.25 mu m designs
    Deleonibus, S
    Martin, F
    Heitzmann, M
    Guibert, JC
    Papon, AM
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1997, 144 (06) : L164 - L166
  • [45] Critical dimension control optimization methodology on shallow trench isolation substrate for sub-0.25 μm technology gate patterning
    Fan, MH
    Gerung, H
    Yelehanka, PR
    Cheng, A
    Zhou, MS
    Chi, C
    Tan, CH
    Xie, J
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (02): : 456 - 460
  • [46] Sub-0.25 mu m single N+-polycide gate CMOS technology for 2.5V applications
    Ma, ZJ
    Choi, JY
    Lien, CD
    1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 16 - 17
  • [47] Integration challenges of inorganic low-k (K≤2.5) materials with Cu for sub-0.25μm multilevel interconnects
    Yu, KC
    Defilippi, J
    Tiwari, R
    Sparks, T
    Smith, D
    Olivares, M
    Selinidis, S
    Zhang, J
    Junker, K
    Braekelmann, G
    Farkas, J
    Lee, KS
    Filipiak, S
    Lindell, M
    Watanabe, JK
    Wetzel, JT
    Jawarani, D
    Herrick, MT
    Cave, NG
    Hobbs, CC
    Stankus, JJ
    Mora, R
    Freeman, M
    Van Gompel, T
    Denning, D
    Fowler, BW
    Garcia, S
    Newton, T
    Pena, D
    Keyes, C
    Nguyen, T
    Kirksey, S
    Neil, T
    Conner, J
    Lee, JJ
    Fox, R
    Hershey, R
    Crabtree, P
    Sieloff, DD
    Blumenthal, R
    Weitzman, EJ
    LOW-DIELECTRIC CONSTANT MATERIALS V, 1999, 565 : 151 - 160
  • [48] Integration challenges of inorganic low-k (k≤2.5) materials with Cu for sub-0.25μm multilevel interconnects
    Yu, K.C.
    Defilippi, J.
    Tiwari, R.
    Sparks, T.
    Smith, D.
    Olivares, M.
    Selinidis, S.
    Zhang, J.
    Junker, K.
    Braekelmann, G.
    Farkas, J.
    Lee, K.S.
    Filipiak, S.
    Lindell, M.
    Watanabe, J.K.
    Wetzel, J.T.
    Jawarani, D.
    Herrick, M.T.
    Cave, N.G.
    Hobbs, C.C.
    Stankus, J.J.
    Mora, R.
    Freeman, M.
    Van Gompel, T.
    Denning, D.
    Fowler, B.W.
    Garcia, S.
    Newton, T.
    Pena, D.
    Keyes, C.
    Nguyen, T.
    Kirksey, S.
    Neil, T.
    Conner, J.
    Lee, J.J.
    Fox, R.
    Hershey, R.
    Crabtree, P.
    Sieloff, D.D.
    Blumenthal, R.
    Weitzman, E.J.
    Materials Research Society Symposium - Proceedings, 1999, 565 : 151 - 160
  • [49] Integration challenges of inorganic low-k (k≤2.5) materials with Cu for sub-0.25μm multilevel interconnects
    Yu, KC
    Defilippi, J
    Tiwari, R
    Sparks, T
    Smith, D
    Olivares, M
    Selinidis, S
    Zhang, J
    Junker, K
    Braekelmann, G
    Farkas, J
    Lee, KS
    Filipiak, S
    Lindell, M
    Watanabe, JK
    Wetzel, JT
    Jawarani, D
    Herrick, MT
    Cave, NG
    Hobbs, CC
    Stankus, JJ
    Mora, R
    Freeman, M
    Van Gompel, T
    Denning, D
    Fowler, BW
    Garcia, S
    Newton, T
    Pena, D
    Keyes, C
    Nguyen, T
    Kirksey, S
    Neil, T
    Conner, J
    Lee, JJ
    Fox, R
    Hershey, R
    Crabtree, P
    Sieloff, DD
    Blumenthal, R
    Weitzman, EJ
    ADVANCED INTERCONNECTS AND CONTACTS, 1999, 564 : 499 - 508
  • [50] Shallow trench isolation for sub-0.25-mu m IC technologies
    Nag, S
    Chatterjee, A
    SOLID STATE TECHNOLOGY, 1997, 40 (09) : 129 - &