High current effects in silicide films for sub-0.25 μm VLSI technologies

被引:4
|
作者
Banerjee, K [1 ]
Hu, CM [1 ]
Amerasekera, A [1 ]
Kittl, JA [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
来源
1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL | 1998年
关键词
D O I
10.1109/RELPHY.1998.670658
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Characterization and modeling of high current conduction in TiSi2 and CoSi2 films formed on n+ Si and n+ poly-Si under DC and pulsed stress conditions is reported for the first time. High current conductance of silicides is shown to be strongly affected by the technology and process conditions. The non-linear I-V characteristics of silicide films under DC and pulsed high current stress has been modeled and the nonlinearity has been shown to be due to self-heating. Two physical parameters, B and lambda, associated with DC and pulsed current stress, have been shown to be able to describe the sensitivity of the films to high current conduction. At high currents, an abrupt lowering of the resistance of the silicided structures is observed. Detailed analysis of the evolution of this resistance drop has been made. It is shown that the cause is related to the melting of the structures, which also causes degradation in the post-stress silicide film resistance. The critical current for these failures have been shown to be strongly influenced by the silicide film width and the time duration of the pulse. CoSi2 films and films on poly-Si are shown to be more sensitive to high current conduction and degradation.
引用
收藏
页码:284 / 292
页数:9
相关论文
共 50 条
  • [1] Silicide contacts for sub-0.25 μm devices
    Chen, LJ
    Cheng, SL
    Chang, SM
    Peng, YC
    Huang, HY
    Cheng, LW
    ADVANCED INTERCONNECTS AND CONTACTS, 1999, 564 : 123 - 134
  • [2] CMP applications for sub-0.25μm process technologies
    Pramanik, D
    Weling, M
    Lin, XW
    CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING, 1998, 98 (07): : 1 - 8
  • [3] CVD Cu process integration for sub-0.25 μm technologies
    Zhang, JM
    Denning, D
    Braeckelmann, G
    Venkatraman, R
    Fiordalice, R
    Weitzman, E
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 163 - 165
  • [4] A self-aligned silicide process technology for sub-0.25 μm geometries
    White, TR
    Kolar, D
    Jahanbani, M
    Frisa, L
    Nagabushnam, R
    Chuang, H
    Tsui, P
    Cope, J
    Pulvirent, L
    Bolton, S
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 112 - 119
  • [5] Integration challenges in sub-0.25 μm CMOS-based technologies
    Badenes, G
    Deferm, L
    MICROELECTRONICS JOURNAL, 2000, 31 (11-12): : 861 - 871
  • [6] SOI technology for sub-0.25 μm CMOS
    Maszara, W.P.
    Electron Technology (Warsaw), 1999, 32 (01): : 16 - 20
  • [7] Comparative study of Ni-silicide and Co-silicide for sub 0.25-μm technologies
    Lauwers, A
    Besser, P
    Gutt, T
    Satta, A
    de Potter, M
    Lindsay, R
    Roelandts, N
    Loosen, F
    Jin, S
    Bender, H
    Stucchi, M
    Vrancken, C
    Deweerdt, B
    Maex, K
    MICROELECTRONIC ENGINEERING, 2000, 50 (1-4) : 103 - 116
  • [8] A tertiary current distribution model for the pulse plating of copper into high aspect ratio sub-0.25 μm trenches
    Varadarajan, D
    Lee, CY
    Krishnamoorthy, A
    Duquette, DJ
    Gill, WN
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2000, 147 (09) : 3382 - 3392
  • [9] High aspect ratio Bosch etching of sub-0.25 μm trenches for hyperintegration applications
    Wang, Xiaodong
    Zeng, Wanxue
    Lu, Guoping
    Russo, Onofrio L.
    Eisenbraun, Eric
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2007, 25 (04): : 1376 - 1381
  • [10] High aspect ratio silicon trench etching for sub-0.25 μm device applications
    Ranade, RM
    Mathad, GS
    PLASMA ETCHING PROCESSES FOR SUB-QUARTER MICRON DEVICES, PROCEEDINGS, 2000, 99 (30): : 193 - 199