Experimental exploration of ultra-low power CMOS design space using SOIAS dynamic VT control technology

被引:0
|
作者
Yang, I [1 ]
Lochtefeld, A [1 ]
Narendra, S [1 ]
Chandrakasan, A [1 ]
Antoniadis, DA [1 ]
机构
[1] Motorola Inc, Austin, TX 78721 USA
来源
1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS | 1996年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:76 / 77
页数:2
相关论文
共 50 条
  • [31] Ultra-Low Voltage and Low Power Ring Oscillator for Wireless Sensor Network using CMOS Varactor
    Saheb, Zina
    El-Masry, Ezz
    Bousquet, Jean-Francois
    2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
  • [32] Ultra-Low Power Brain-Inspired Processors and Neuromorphic Processors with CMOS/MTJ Hybrid technology
    Endoh, Tetsuo
    2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 3 - 4
  • [33] Ultra-low voltage, power efficient continuous-time filters in 180 nm CMOS technology
    Rekha, S.
    Harishchandra, Vasantha Moodabettu
    Laxminidhi, Tonse
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 988 - 997
  • [34] Design Exploration of Ultra-Low Power Non-volatile Memory based on Topological Insulator
    Wang, Yuhao
    Yu, Hao
    PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 30 - 35
  • [35] Ultra-Low power and High Speed Design and Implementation of AES and SHA1 Hardware cores in 65 Nanometer CMOS Technology
    Ge, Feng
    Jain, Pranjal
    Choi, Ken
    2009 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2009, : 403 - 408
  • [36] An ultra-low power integrated T/R module for space-based radar technology
    Kazemi, H
    Hacker, JB
    Xin, H
    Grace, M
    Norvell, B
    Higgins, K
    Gilbert, M
    PROCEEDINGS OF THE IEEE 2004 RADAR CONFERENCE, 2004, : 6 - 8
  • [37] Design of an ultra-low power receiver for 2.4GHz applications in 90nm CMOs
    Tabesh, Maryam
    Aflatooni, Koorosh
    SIXTEENTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2006, : 241 - +
  • [38] Design of Low Power, High Speed PLL Frequency Synthesizer using Dynamic CMOS VLSI Technology
    Nirmalraj, T.
    Radhakrishnan, S.
    Karn, Rakesh Kumar
    Pandiyan, S. K.
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1074 - 1076
  • [39] Ultra-Low Power Circuit Design using Double-Gate FinFETs
    Tejashwini, G. Devi
    Raju, I. B. K.
    Chary, Gnaneshwara
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [40] Design of an MTJ/CMOS-Based Asynchronous System for Ultra-Low Power Energy Autonomous Applications
    Monga, Kanika
    Harbhajanka, Kunal
    Srivastava, Arush
    Chaturvedi, Nitin
    Gurunarayanan, S.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (04)