High-speed experimental results for an adhesive-bonded superconducting multi-chip module

被引:14
|
作者
Kaplan, Steven B. [1 ]
Dotsenko, Vladimir [1 ]
Tolpygo, Diana [1 ]
机构
[1] Hypres Inc, Elmsford, NY 10523 USA
关键词
chip-to-chip communications; cryogenic package; multi-chip module; superconducting;
D O I
10.1109/TASC.2007.897376
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report experimental results for chip-to-chip data communications on a superconducting Multi-Chip-Module (MCM) using a novel fabrication technique. The MCM was produced using a non-conductive adhesive to bond a 5-mm x 5-mm test chip to a 1-cm x 1-cm carrier. To our knowledge, this is the first time this technique was used for MCM assembly at cryogenic temperatures. The module demonstrated superior mechanical stability and protection from its environment during thermal cycling. The MCM also retained its electrical properties after multiple thermal cycling from room temperature to 4 K. We designed test circuits including various digital test benches, as well as analog test structures for bump characteristics. The superconducting circuitry successfully passed single-flux quanta at rates exceeding 50 Gbps. We measured error rates lower than 5 x 10(-14) at 36 Gbps using 100-micrometerdiameter In-Sn solder bumps, and lower than 6 X 10(-14) at 57 Gbps using 30-micrometer-diameter solder bumps.
引用
收藏
页码:971 / 974
页数:4
相关论文
共 50 条
  • [1] Design and testing of high-speed interconnects for superconducting multi-chip modules
    Narayana, S.
    Semenov, V. K.
    Polyakov, Y. A.
    Dotsenko, V.
    Tolpygo, S. K.
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2012, 25 (10):
  • [2] High-speed interchip data transmission technology for superconducting multi-chip modules
    Gupta, D
    Li, WQ
    Kaplan, SB
    Vernik, IV
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 731 - 734
  • [3] Multi-chip packaging for high speed superconducting circuits
    TRW Space and Electronics Group, Redondo Beach, United States
    IEEE Trans Appl Supercond, 2 pt 3 (3160-3163):
  • [4] Superconductive multi-chip module process for high speed digital applications
    Abelson, Lynn A.
    Elmadjian, Raffi N.
    Kerber, George L.
    Smith, A.D.
    IEEE Transactions on Applied Superconductivity, 1997, 7 (2 pt 3): : 2627 - 2630
  • [5] The effect of corrosion on the performance of high speed multi-chip module interconnects
    Guan, L
    Christou, A
    Barbe, DF
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2000, 16 (04) : 255 - 260
  • [6] Superconductive multi-chip module process for high speed digital applications
    Abelson, LA
    Elmadjian, RN
    Kerber, GL
    Smith, AD
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 2627 - 2630
  • [7] Superconducting Molybdenum Multi-Chip Module Approach for Cryogenic and Quantum Applications
    Shah, Archit
    Peek, Sherman E.
    Yelamanchili, Bhargav
    Gupta, Vaibhav
    Tuckerman, David B.
    Cantaloube, Chris
    Sellers, John A.
    Hamilton, Michael C.
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 276 - 282
  • [8] High-Speed FPGA-to-FPGA Interface for a Multi-Chip CNN Accelerator
    Park, Gitae
    Taing, Thaising
    Kim, Hyungwon
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 333 - 334
  • [9] Golden Bump Based Flip-Chip Interconnection for Superconducting Multi-Chip Module
    Li, Kun
    Xu, Gaowei
    Zhao, Wenbo
    Xiao, Kelaiti
    Ren, Jie
    Wang, Zhen
    Xie, Xiaoming
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2023, 33 (05)
  • [10] Organic Multi-Chip Module for High Performance Systems
    Shan, Lei
    Kwark, Young
    Baks, Christian
    Gaynes, Michael
    Chainer, Timothy
    Kapfhammer, Mark
    Saiki, Hajime
    Kuhara, Atsushi
    Aguiar, Gil
    Ban, Noritaka
    Nukaya, Yoshiki
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1725 - 1729