Extending the Lifetime of Object-based NAND Flash Device with STT-RAM/DRAM Hybrid Buffer

被引:0
|
作者
Min, Chuhan [1 ]
Guo, Jie [1 ]
Li, Hai [1 ]
Chen, Yiran [1 ]
机构
[1] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15260 USA
来源
2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2017年
基金
美国国家科学基金会;
关键词
NAND flash memories; hybrid buffer; object-based interface;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A major limitation of NAND flash memory is erase-before-program characteristics. It incurs write amplification, severely degrading system performance and endurance. Previous works reveal that metadata update substantially contributes to write amplification in object-based NAND flash device (ONFD). To further reduce the overhead of metadata update in ONFD, we propose a hybrid buffer scheme (HBS) by utilizing the lower latency and byte-addressable characteristics of the promising emerging non-volatile memory STT-RAM. Our HBS proposes to store ONFD metadata with highest cost in a complement STT-RAM buffer to reduce write amplification. Considering limited size of STT-RAM, we propose a hybrid buffer management technique to maximize effective memory utilization. In addition, by leveraging non-volatility of STT-RAM, our HBS can also substantially reduce data recovery overhead and complexity upon power failure. Experiment results show that the proposed design can achieve up to 15% performance improvement with average 34% endurance extension compared to the state-of-the-art works.
引用
收藏
页码:764 / 769
页数:6
相关论文
共 32 条
  • [1] A Hybrid PRAM and STT-RAM Cache Architecture for Extending the Lifetime of PRAM Caches
    Joo, Yongsoo
    Park, Sangsoo
    IEEE COMPUTER ARCHITECTURE LETTERS, 2013, 12 (02) : 55 - 58
  • [2] ObjNandSim: Object-based NAND Flash Device Simulator
    Guo, Jie
    Min, Chuhan
    Cai, Tao
    Li, Hai
    Chen, Yiran
    2016 5TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2016,
  • [3] Improving Write Performance and Extending Endurance of Object-Based NAND Flash Devices
    Guo, Jie
    Min, Chuhan
    Cai, Tao
    Chen, Yiran
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (01)
  • [4] Enhancing the lifetime of STT-RAM using compression based wear leveling technique
    Priya, Bhukya Krishna
    MICROELECTRONICS RELIABILITY, 2023, 143
  • [5] Code motion for migration minimization in STT-RAM based hybrid cache
    Li, Qingan
    Shi, Liang
    Li, Jianhua
    Xue, Chun Jason
    He, Yanxiang
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 410 - 415
  • [6] Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC
    Zhan, Jia
    Ouyang, Jin
    Ge, Fen
    Zhao, Jishen
    Xie, Yuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (10) : 3041 - 3054
  • [7] A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement
    Hameed, Fazal
    Castrillon, Jeronimo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (10) : 2375 - 2386
  • [8] Floating-ECC: Dynamic Repositioning of Error Correcting Code Bits for Extending the Lifetime of STT-RAM Caches
    Farbeh, Hamed
    Kim, Hyeonggyu
    Miremadi, Seyed Ghassem
    Kim, Soontae
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (12) : 3661 - 3675
  • [9] Prediction Table based Management Policy for STT-RAM and SRAM Hybrid Cache
    Quan, Baixing
    Zhang, Tiefei
    Chen, Tianzhou
    Wu, Jianzhong
    2012 7TH INTERNATIONAL CONFERENCE ON COMPUTING AND CONVERGENCE TECHNOLOGY (ICCCT2012), 2012, : 1092 - 1097
  • [10] A Congestion-aware Hybrid SRAM and STT-RAM Buffer Design for Network-on-Chip Router
    Lai, Jinzhi
    Cai, Jueping
    Chu, Jie
    IEICE ELECTRONICS EXPRESS, 2022, 20 (02):