Memristor Based Memories: Technology, Design and Test

被引:0
作者
Hamdioui, Said [1 ]
Aziza, Hassan [2 ]
Sirakoulis, Georgios Ch. [3 ]
机构
[1] Delft Univ Technol, Comp Engn, NL-2600 AA Delft, Netherlands
[2] Univ Aix Marseille, CNRS, IM2NP, UMR 7334, F-13331 Marseille 3, France
[3] Democritus Univ Thrace, Xanthi, Greece
来源
2014 9TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2014) | 2014年
关键词
Memristor; resistive memories; Oxide based memories; crossbar architecture; sneak path; DRIVEN ION MIGRATION; MECHANISMS; PROSPECTS; SCHEME; DEVICE; TRENDS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Today's memory technologies, such as DRAM, SRAM, and NAND Flash, are facing major challenges with regard to their continued scaling. For instance, ITRS projects that DRAM cannot scale easily below 40mn as the cost and energy/power are hard if not impossible to scale. Fortunately, the international memory technology community has been researching other alternative for more than fifteen years. Apparently, non-volatile resistive memories are promising to replace the today's memories for many reasons such as better scalability, low cost, higher capacity, lower energy, CMOS compatibility, better configurability, etc. This paper discusses and highlights three major aspects of resistive memories, especially memristor based memories: (a) technology and design constraints, (b) architectures, and (c) testing and design-for-test. It shows the opportunities and the challenges.
引用
收藏
页数:7
相关论文
共 49 条
[1]  
[Anonymous], 2011, P IEEE 54 INT MIDW S, DOI DOI 10.1109/MWSCAS.2011.6026406
[2]  
[Anonymous], 2013, IEEE J SOLID STATE C
[3]   A novel test structure for OxRRAM process variability evaluation [J].
Aziza, H. ;
Bocquet, M. ;
Portal, J. -M. ;
Moreau, M. ;
Muller, C. .
MICROELECTRONICS RELIABILITY, 2013, 53 (9-11) :1208-1212
[4]   Robust Compact Model for Bipolar Oxide-Based Resistive Switching Memories [J].
Bocquet, Marc ;
Deleruyelle, Damien ;
Aziza, Hassen ;
Muller, Christophe ;
Portal, Jean-Michel ;
Cabout, Thomas ;
Jalaguier, Eric .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (03) :674-681
[5]   Overview of candidate device technologies for storage-class memory [J].
Burr, G. W. ;
Kurdi, B. N. ;
Scott, J. C. ;
Lam, C. H. ;
Gopalakrishnan, K. ;
Shenoy, R. S. .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (4-5) :449-464
[6]  
Chen A., 2010, ITRS EM MEM WORKSH W
[7]  
Chen A, 2011, 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS)
[8]   MEMRISTOR - MISSING CIRCUIT ELEMENT [J].
CHUA, LO .
IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (05) :507-+
[9]  
Dilillo L, 2004, ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P140
[10]   Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory [J].
Flocke, Alexander ;
Noll, Tobias G. .
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, :328-331