Packet Processing with Blocking For Bursty Traffic on Multi-thread Network Processor

被引:0
作者
Chang, Yeim-Kuan [1 ]
Kuo, Fang-Chen [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 701, Taiwan
来源
HPSR: 2009 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING | 2009年
关键词
multi-thread; network processor; cache; Intel IXP2400; CLASSIFICATION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It is well-known that there are bursty accesses in network traffic. It means a burst of packets with the same meaningful headers are usually received by routers at the same time. With such traffic, routers usually perform the same computations and access the same memory location repeatedly. To utilize this characteristic of network traffic, many cache schemes are proposed to deal with the bursty access patterns. However, in the multi-thread network processor based routers, the existing cache schemes will not suit to the bursty traffic. Since all threads may all deal with the packets with the same headers, if the former threads do not update the cache entries yet, the subsequent threads still have to repeat the computations due to the cache miss. In this paper, we propose a cache scheme called B-cache for the multi-thread network processors. B-cache blocks the subsequent threads from doing the same computations which are being processed by the former thread. By applying B-cache, any packet processing tasks with high locality characteristic, such as H? address lookup, packet classification, and intrusion detection, can avoid the duplicate computations and hence achieve a better packet processing rate. We implement the proposed B-cache scheme on Intel IXP2400 network processor, the experimental results shows that our B-cache scheme can achieves the line speed of Intel IXP2400.
引用
收藏
页码:160 / 165
页数:6
相关论文
共 12 条
[1]  
Chang F., 2004, P 3 WORKSH NETW PROC
[2]   Fast binary and multiway prefix searches for packet forwarding [J].
Chang, Yeim-Kuan .
COMPUTER NETWORKS, 2007, 51 (03) :588-605
[3]   Efficient Multidimensional Packet Classification with Fast Updates [J].
Chang, Yeim-Kuan .
IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (04) :463-479
[4]  
*INT CORP, 2003, INT IXP2400 IXP2800
[5]  
*INT CORP, 2003, INT IXP2400 NETW PRO
[6]   Hybrid cache architecture for high-speed packet processing [J].
Liu, Z. ;
Zheng, K. ;
Liu, B. .
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (02) :105-112
[7]  
LIU Z, 2008, P IEEE DSD 2008 SEPT, P317
[8]  
LIU Z, 2006, P IEEE ICC 2006 JUN, V1, P122
[9]  
RadiSys Corporation, 2004, ENP SOFTW DEV KIT PR
[10]  
RadiSys Corporation, 2003, ENP 2611 HARDW REF