Effects of CF4 Plasma Treatment on the Electrical Characteristics of Poly-Silicon TFTs Using a Tb2O3 Gate Dielectric

被引:11
作者
Pan, Tung-Ming [1 ]
Li, Zhi-Hong [1 ]
Deng, Chih-Kang [2 ]
机构
[1] Chang Gung Univ, Dept Elect Engn, Tao Yuan 333, Taiwan
[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
关键词
CF4 plasma power; high-k; interface trap density; Tb2O3; thin-film transistors (TFTs); THIN-FILM TRANSISTORS; POLY-SI TFTS; HIGH-PERFORMANCE; FLUORINE PASSIVATION; IMPLANTATION; DEPOSITION; DEFECTS;
D O I
10.1109/TED.2010.2047904
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we developed high-k Tb2O3 poly-Si thin-film transistors (TFTs) using different CF4 plasma power treatments. The high-k Tb2O3 poly-Si TFT device with a 20-W plasma power exhibited better electrical characteristics in terms of a highly effective carrier mobility, a high-driving current, a low-threshold voltage, a small subthreshold slope, and a high I-ON/I-OFF current ratio. This result is attributed to the incorporation of fluorine atoms into the Tb2O3/poly-Si interface to reduce the trap-state density. The high-k Tb2O3 poly-Si TFT prepared under a 20-W CF4 plasma power also enhanced electrical reliabilities, including hot carrier and positive bias temperature instability. All of these results suggest that the CF4 plasma-treated poly-Si Tb2O3 TFT is a good candidate for high-performance low-temperature poly-Si TFTs.
引用
收藏
页码:1519 / 1526
页数:8
相关论文
共 33 条
[1]   CRYSTALLIZATION OF LPCVD SILICON FILMS BY LOW-TEMPERATURE ANNEALING [J].
AOYAMA, T ;
KAWACHI, G ;
KONISHI, N ;
SUZUKI, T ;
OKAJIMA, Y ;
MIYATA, K .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (04) :1169-1173
[2]   Characterization of border trap generation in rapid thermally annealed oxides deposited using silane chemistry [J].
Bhat, N ;
Saraswat, KC .
JOURNAL OF APPLIED PHYSICS, 1998, 84 (05) :2722-2726
[3]   CF4-plasma-induced fluorine passivation effects on poly-Si TFTs with high-κ Pr2O3 gate dielectric [J].
Chang, Chia-Wen ;
Huang, Po-Wei ;
Deng, Chih-Kang ;
Huang, Jiun-Jia ;
Chang, Hong-Ren ;
Lei, Tan-Fu .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (02) :J50-J54
[4]   Bias temperature instabilities for low-temperature polycrystalline silicon complementary thin-film transistors [J].
Chen, Chih-Yang ;
Lee, Jam-Wem ;
Ma, Ming-Wen ;
Chen, Wei-Cheng ;
Lin, Hsiao-Yi ;
Yeh, Kuan-Lin ;
Wang, Shen-De ;
Lei, Tan-Fu .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (08) :H704-H707
[5]  
CHEN HN, 1994, IEEE T ELECTRON DEV, V41, P698
[6]   Design of poly-Si TFT-LCD panel with integrated driver circuits for an HDTV/XGA projection system [J].
Choi, BD ;
Jang, HS ;
Kwon, OK ;
Kim, HG ;
Soh, MJ .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2000, 46 (01) :95-104
[7]   PERFORMANCE OF THIN-FILM TRANSISTORS ON POLYSILICON FILMS GROWN BY LOW-PRESSURE CHEMICAL VAPOR-DEPOSITION AT VARIOUS PRESSURES [J].
DIMITRIADIS, CA ;
COXON, PA ;
DOZSA, L ;
PAPADIMITRIOU, L ;
ECONOMOU, N .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (03) :598-606
[8]   Performance improvement of excimer laser annealed poly-Si TFTs using fluorine ion implantation [J].
Fan, CL ;
Chen, MC .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2002, 5 (08) :G75-G77
[9]   La2O3/Si0.3Ge0.7 p-MOSFETs with high hole mobility and good device characteristics [J].
Huang, CH ;
Chen, SB ;
Chin, A .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (12) :710-712
[10]   High-performance poly-silicon TFTs incorporating LaAlO3 as the gate dielectric [J].
Hung, BF ;
Chiang, KC ;
Huang, CC ;
Chin, A ;
McAlister, SP .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (06) :384-386