A Low-power High-resolution Band-pass Sigma-delta ADC for Accelerometer Applications

被引：2

作者：

Cao Tianlin ^{[1
]}

Han Yan ^{[1
]}

Zhang Shifeng ^{[1
]}

Cheung, Ray C. C. ^{[2
]}

Chen Yaya ^{[1
]}

机构：

[1] Zhejiang Univ, Inst Microelect, Hangzhou, Zhejiang, Peoples R China

[2] City U, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2017年 / 17卷 / 03期

基金：

中国国家自然科学基金;

关键词：

Band pass; Sigma Delta ADC; low-power; high-resolution; accelerometer; MODULATOR;

D O I：

10.5573/JSTS.2017.17.3.438

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low-power high-resolution band-pass Sigma Delta ADC for accelerometer applications. The proposed band-pass Sigma Delta ADC consists of a high-performance 6-th order feed-forward Sigma Delta modulator with 1-bit quantization and a low-power, area-efficient digital filter. The ADC is fabricated in 180 nm 1P6M mixed-signal CMOS process with a die area of 5 mm(2). This high-resolution ADC got 90 dB peak signal to noise plus distortion ratio (SNDR) and 96 dB dynamic range (DR) over 4 kHz bandwidth, while the intermediate frequency (IF) is shifting from 100 KHz to 200 KHz. The power dissipation of the chip is 5.6 mW under 1.8 V (digital)/3.3 V (analog) power supply.

引用

页码：438 / 445

页数：8

共 24 条

[1] FULLY DIFFERENTIAL OPERATIONAL-AMPLIFIERS WITH ACCURATE OUTPUT BALANCING [J].

BANU, M ;

KHOURY, JM ;

TSIVIDIS, Y .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) :1410-1414

[2]

Candy J.C., 1992, Oversampling Delta-Sigma Data Con-verters: Theory, Design, and Simulation

[3] DECIMATION FOR SIGMA DELTA-MODULATION [J].

CANDY, JC .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1986, 34 (01) :72-76

[4] Wide dynamic-range sigma-delta modulator with adaptive feed-forward coefficients [J].

Chang, R. -G. ;

Chen, C. -Y. ;

Hong, J. -H. ;

Lee, S. -Y. .

IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (02) :99-112

[5] A 3.3-V CMOS 10.7-MHz sixth-order bandpass ΣΔ modulator with 74-dB dynamic range [J].

Cusinato, P ;

Tonietto, D ;

Stefani, F ;

Baschirotto, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) :629-638

[6] Distortion analysis of bootstrap switch using Volterra series [J].

Daliri, M. ;

Maymandi-Nejad, M. ;

Mafinezhad, K. .

IET CIRCUITS DEVICES & SYSTEMS, 2009, 3 (06) :359-364

[7] Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping [J].

Dessouky, M ;

Kaiser, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :349-355

[8]

Fayomi C J B, 2005, IEEE INT S CIRC SYST, P220

[9] Optimal design of a CMOS op-amp via geometric programming [J].

Hershenson, MD ;

Boyd, SP ;

Lee, TH .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) :1-21

[10] A 14-bit ΔΣ ADC with 8x OSR and 4-MHz conversion bandwidth in a 0.18-μm CMOS process [J].

Jiang, RX ;

Fiez, TS .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) :63-74

← 1 2 3 →