A Low-Energy High-Density Capacitor-Less I&F Neuron Circuit Using Feedback FET Co-Integrated With CMOS

被引:24
作者
Kwon, Min-Woo [1 ]
Park, Kyungchul [1 ]
Baek, Myung-Hyun [1 ]
Lee, Junil [1 ]
Park, Byung-Gook [1 ]
机构
[1] Seoul Natl Univ, Interuniv Semicond Res Ctr, Dept Elect & Comp Engn, Seoul 08826, South Korea
基金
新加坡国家研究基金会;
关键词
Neurons; Logic gates; Voltage measurement; Energy consumption; Inverters; Capacitors; Metals; Integrate-and-fire neuron circuit; positive feedback FET; low energy consumption; floating body effect; NEUROMORPHIC SYSTEM; SPIKING; THYRISTOR; OPERATION; SYNAPSES; ARRAY; MODEL;
D O I
10.1109/JEDS.2019.2941917
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a capacitor-less I&F neuron circuit with a dual gate positive feedback fieldeffect transistor (FBFET) and successfully co-integrated FBFET and CMOS in a wafer. By implementing the neuron circuit with FBFET, we can overcome the limits of conventional CMOS, reduce energy consumption, and imitate the biological neuron. The floating body of the FBFET can replace the membrane capacitor that occupies a large area and performs leaky integration of the neuron. Due to the extremely low sub-threshold swing of the FBFET (less than 0.528mv/dc), energy consumption of the neuron is significantly reduced by suppressing sub-threshold current. Finally, we analyzed the fabricated neuron circuit operation, retention time of the integrated charges and energy consumption compare to conventional CMOS neuron circuit.
引用
收藏
页码:1080 / 1084
页数:5
相关论文
共 32 条
[1]   Static Random Access Memory Characteristics of Single-Gated Feedback Field-Effect Transistors [J].
Cho, Jinsun ;
Lim, Doohyeok ;
Woo, Sola ;
Cho, Kyungah ;
Kim, Sangsig .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) :413-419
[2]   Leaky Integrate and Fire Neuron by Charge-Discharge Dynamics in Floating-Body MOSFET [J].
Dutta, Sangya ;
Kumar, Vinay ;
Shukla, Aditya ;
Mohapatra, Nihar R. ;
Ganguly, Udayan .
SCIENTIFIC REPORTS, 2017, 7
[3]   Si1-xGex Positive Feedback Field-effect Transistor with Steep Subthreshold Swing for Low-voltage Operation [J].
Hwang, Sungmin ;
Kim, Hyungjin ;
Kwon, Dae Woong ;
Lee, Jong-Ho ;
Park, Byung-Gook .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (02) :216-222
[4]   A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity [J].
Indiveri, G ;
Chicca, E ;
Douglas, R .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2006, 17 (01) :211-221
[5]   Neuromorphic silicon neuron circuits [J].
Indiveri, Giacomo ;
Linares-Barranco, Bernabe ;
Hamilton, Tara Julia ;
van Schaik, Andre ;
Etienne-Cummings, Ralph ;
Delbruck, Tobi ;
Liu, Shih-Chii ;
Dudek, Piotr ;
Hafliger, Philipp ;
Renaud, Sylvie ;
Schemmel, Johannes ;
Cauwenberghs, Gert ;
Arthur, John ;
Hynna, Kai ;
Folowosele, Fopefolu ;
Saighi, Sylvain ;
Serrano-Gotarredona, Teresa ;
Wijekoon, Jayawan ;
Wang, Yingxue ;
Boahen, Kwabena .
FRONTIERS IN NEUROSCIENCE, 2011, 5
[6]   Simple model of spiking neurons [J].
Izhikevich, EM .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (06) :1569-1572
[7]   Steep Subthreshold Swing n- and p-Channel Operation of Bendable Feedback Field-Effect Transistors with p+-i-n+ Nanowires by Dual-Top-Gate Voltage Modulation [J].
Jeon, Youngin ;
Kim, Minsuk ;
Lim, Doohyeok ;
Kim, Sangsig .
NANO LETTERS, 2015, 15 (08) :4905-4913
[8]  
Kim M, 2016, NANOTECHNOLOGY, V28
[9]   Design and Electrical Characterization of 2-T Thyristor RAM With Low Power Consumption [J].
Kim, Youngmin ;
Kwon, Min-Woo ;
Ryoo, Kyung-Chang ;
Cho, Seongjae ;
Park, Byung-Gook .
IEEE ELECTRON DEVICE LETTERS, 2018, 39 (03) :355-358
[10]  
Kwon M.-W., J SEMICOND TECHNOL S, V14, P755