Performance modelling of a network processor using POOSL

被引：11

作者：

Theelen, BD ^{[1
]}

Voeten, JPM ^{[1
]}

Kramer, RDJ ^{[1
]}

机构：

[1] Eindhoven Univ Technol, Fac Elect Engn, Informat & Commun Syst Grp, NL-5600 MB Eindhoven, Netherlands

来源：

COMPUTER NETWORKS | 2003年 / 41卷 / 05期

关键词：

performance modelling; network processor; parallel object-oriented specification language; system-level design; concurrency; formal description techniques;

D O I：

10.1016/S1389-1286(02)00455-3

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The increasing complexity of innovative real-time hardware/software systems forced industry to consider system-level design methods. Before actually implementing a system with hardware and software components, system-level design methods enable analysing the performance of different design alternatives that realise the required functionality. In order to develop performance models early in the design process, the parallel object-oriented specification language (POOSL) can be used. POOSL is an expressive modelling language for analysing complex real-time distributed hardware/software systems. Being equipped with a formal semantics, POOSL ensures unambiguous execution of models and proper application of performance analysis techniques. This paper discusses the use of POOSL for analysing the performance of a network processor. A network processor consists of components that perform their behaviour in a synchronously concurrent way, whereas POOSL is based on an asynchronous modelling paradigm. In this paper, we illustrate that constructing abstract models of synchronous systems for the purpose of performance analysis may benefit from an asynchronous modelling approach. (C) 2003 Elsevier Science B.V. All rights reserved.

引用

页码：667 / 684

页数：18

共 28 条

[21] THEELEN BD, 2001, P PROGRESS 01 VELDH, P261
[22] THEELEN BD, 2001, P 13 EUR SIM S ESS 0, P174
[23] Tijms H.C., 1994, Stochastic Models?: An Algorithmic Approach
[24] Performance evaluation of a multithreaded RTS using a synchronous reactive model
Valderruten, A
Gulías, VM
Mosquera, J
Jorge, JS
[J]. CONTROL ENGINEERING PRACTICE, 1999, 7 (12) : 1533 - 1539
[25] van Bokhoven L., 2002, THESIS EINDHOVEN U T
[26] van der Putten P., 1997, THESIS EINDHOVEN U T
[27] On the fundamental design gap in terabit per second packet switching
Verhappen, M
van der Putten, PHA
Voeten, JPM
[J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 371 - 378
[28] Performance evaluation with temporal rewards
Voeten, JPM
[J]. PERFORMANCE EVALUATION, 2002, 50 (2-3) : 189 - 218

← 1 2 3 →