Suppression of parasitic bipolar action in ultra-thin-film fully-depleted CMOS/SIMOX devices by Ar-ion implantation into source/drain regions

被引:25
作者
Ohno, T [1 ]
Takahashi, M [1 ]
Kado, Y [1 ]
Tsuchiya, T [1 ]
机构
[1] NTT, Syst Elect Labs, Kanagawa 24301, Japan
关键词
integrated circuits; MOSFET's; silicon-on-insulator technology;
D O I
10.1109/16.669534
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a new technique that can effectively suppress the parasitic bipolar action (PBA) in ultrathin-film fully-depleted (FD) nMOSFET's/SIMOX with a Boating body. In this technique, recombination centers are created in the source and drain (S/D) regions by deep Ar-ion implantation. They act to reduce the number of holes that accumulate in the body region by increasing the hole current flowing from the body region into the source region. Consequently, the rise of the body potential is lowered, and the parasitic bipolar action can be suppressed. A 0.25-mu m gate nMOSFET/SIMOX fabricated with an Ar dose of 2 x 10(14) cm(-2) exhibited excellent improvements in electrical characteristics: a reduction in the off-leakage current of over two orders of magnitude and an increase in the drain-to-source breakdown voltage beyond 0.6 V.
引用
收藏
页码:1071 / 1076
页数:6
相关论文
共 12 条
  • [1] AZUMA K, P 1995 IEEE INT SOI, P30
  • [2] SINGLE-TRANSISTOR LATCH IN SOI MOSFETS
    CHEN, CED
    MATLOUBIAN, M
    SUNDARESAN, R
    MAO, BY
    WEI, CC
    POLLACK, GP
    [J]. IEEE ELECTRON DEVICE LETTERS, 1988, 9 (12) : 636 - 638
  • [3] COLINGE JP, 1993, P 4 INT S ULSI SCI T, V93, P39
  • [4] Kado Y, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P635, DOI 10.1109/IEDM.1995.499300
  • [5] SUPPRESSION OF LATCH IN SOI MOSFETS BY SILICIDATION OF SOURCE
    MCDAID, LJ
    HALL, S
    ECCLESTON, W
    ALDERMAN, JC
    [J]. ELECTRONICS LETTERS, 1991, 27 (11) : 1003 - 1005
  • [6] Nakashima S, 1997, IEICE T ELECTRON, VE80C, P364
  • [7] EXPERIMENTAL 0.25-MU-M-GATE FULLY DEPLETED CMOS/SIMOX PROCESS USING A NEW 2-STEP LOCOS ISOLATION TECHNIQUE
    OHNO, T
    KADO, Y
    HARADA, M
    TSUCHIYA, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (08) : 1481 - 1486
  • [8] SATO Y, P 1995 IEEE INT SOI, P28
  • [9] ELIMINATION OF PARASITIC BIPOLAR-INDUCED BREAKDOWN EFFECTS IN ULTRA-THIN SOI MOSFETS USING NARROW-BANDGAP-SOURCE (NBS) STRUCTURE
    SIM, JH
    CHOI, CH
    KIM, K
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (08) : 1495 - 1502
  • [10] NEW HOT-CARRIER-DEGRADATION MODE IN THIN-FILM SOI NMOSFETS
    TSUCHIYA, T
    OHNO, T
    [J]. IEEE ELECTRON DEVICE LETTERS, 1995, 16 (10) : 427 - 429