Tunnel field-effect transistor without gate-drain overlap

被引:366
作者
Verhulst, Anne S.
Vandenberghe, William G.
Maex, Karen
Groeseneken, Guido
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Louvain, Belgium
关键词
D O I
10.1063/1.2757593
中图分类号
O59 [应用物理学];
学科分类号
摘要
Tunnel field-effect transistors are promising successors of metal-oxide-semiconductor field-effect transistors because of the absence of short-channel effects and of a subthreshold-slope limit. However, the tunnel devices are ambipolar and, depending on device material properties, they may have low on-currents resulting in low switching speed. The authors have generalized the tunnel field-effect transistor configuration by allowing a shorter gate structure. The proposed device is especially attractive for vertical nanowire-based transistors. As illustrated with device simulations, the authors' more flexible configuration allows of the reduction of ambipolar behavior, the increase of switching speed, and the decrease of processing complexity. (c) 2007 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 8 条
[1]  
[Anonymous], ITRS ROADM
[2]   Comparing carbon nanotube transistors - The ideal choice: A novel tunneling device design [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Chen, ZH ;
Avouris, P .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) :2568-2576
[3]   Growth of nanowire superlattice structures for nanoscale photonics and electronics [J].
Gudiksen, MS ;
Lauhon, LJ ;
Wang, J ;
Smith, DC ;
Lieber, CM .
NATURE, 2002, 415 (6872) :617-620
[4]   Epitaxial core-shell and core-multishell nanowire heterostructures [J].
Lauhon, LJ ;
Gudiksen, MS ;
Wang, CL ;
Lieber, CM .
NATURE, 2002, 420 (6911) :57-61
[5]   The Tunneling Field Effect Transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes [J].
Nirschl, T ;
Wang, PF ;
Weber, C ;
Sedlmeir, J ;
Heinrich, R ;
Kakoschke, R ;
Schrüfer, K ;
Holz, J ;
Pacha, C ;
Schulz, T ;
Ostermayr, M ;
Olbrich, A ;
Georgakos, G ;
Ruderer, E ;
Hansch, W ;
Schmitt-Landsiedel, D .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :195-198
[6]   SILICON SURFACE TUNNEL TRANSISTOR [J].
REDDICK, WM ;
AMARATUNGA, GAJ .
APPLIED PHYSICS LETTERS, 1995, 67 (04) :494-496
[7]   Gate-controlled resonant interband tunneling in silicon [J].
Sedlmaier, S ;
Bhuwalka, KK ;
Ludsteck, A ;
Schmidt, M ;
Schulze, J ;
Hansch, W ;
Eisele, I .
APPLIED PHYSICS LETTERS, 2004, 85 (10) :1707-1709
[8]   Complementary tunneling transistor for low power application [J].
Wang, PF ;
Hilsenbeck, K ;
Nirschl, T ;
Oswald, M ;
Stepper, C ;
Weis, M ;
Schmitt-Landsiedel, D ;
Hansch, W .
SOLID-STATE ELECTRONICS, 2004, 48 (12) :2281-2286