共 37 条
[1]
Abdallah M., 1995, Proceedings of the Twenty-Seventh Southeastern Symposium on System Theory, P445, DOI 10.1109/SSST.1995.390542
[2]
A reverse converter for the 4-moduli superset {2n-1, 2n, 2n+1, 2n+1+1}
[J].
14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS,
1999,
:168-175
[3]
Efficient reverse converters for four-moduli sets {2n-1, 2n, 2n+1, 2n+1-1} and {2n-1, 2n, 2n+1, 2n-1-1}
[J].
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES,
2005, 152 (05)
:687-696
[5]
Chalivendra G., 2011, P GREAT LAK S VLSI, P139, DOI 10.1145/1973009.1973038
[8]
Parallel-Prefix Ling Structures for Modulo 2n-1 Addition
[J].
2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS,
2009,
:16-23
[9]
Conway R, 2004, IEEE T CIRCUITS-II, V51, P26, DOI [10.1109/TCSII.2003.821524, 10.1109/tcsii.2003.821524]
[10]
Comments on "A high speed realization of a residue to binary number system converter"
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
1998, 45 (03)
:446-447